- Joined
- May 7, 2007
- Messages
- 457 (0.07/day)
- Location
- Irvine, CA
System Name | My3yrOldBaby |
---|---|
Processor | Intel C2Q Q6600 G0 2.4GHz (3.6 Ghz @ 1.400V) |
Motherboard | eVGA 790 FTW (Analogue) 132-YW-E179-A1 |
Cooling | Thermalright Ultra-120 eXtreme (Push+Pull: Silverstone 120mm) |
Memory | 8GB G.Skill DDR3 2x4GB 1866 (running 1600) + 2GB Crucial Ballistix DDR3 1x2GB 1333 (running 1600) |
Video Card(s) | eVGA 8800GTX 768MB |
Storage | (2) WD Raptor 150GB SATA [RAID 0], (4) Seagate Barracuda 320GB SATA [RAID 0+1] |
Display(s) | Acer 20" - AL2017, Acer 22"W - AL2216WBD |
Case | Thermaltake Armor w/ 25cm Fan & Extra Front iCage |
Audio Device(s) | OnBoard |
Power Supply | Silverstone 1000W - ST1000 |
Software | Windows XP Pro x64 |
Hey guys,
So with a lot of good advice from TPU'ers, I got my system back up after a mobo crash. Now time to OC (This is my first actual OC attempt on any system btw).
System Specs in Signature - IC7 between TRUE & CPU
I could use a little advice, as this is my first time OC'ing, although I think I did pretty well. After much research, 2hours, and multiple iterations of upping voltage, then fsb, then dropping voltage, I got the following to run stable on this last iteration with Prime95 no errors for 24min (and counting) :
CPU Freq, 2.4MHz: overclocked to 3.6 GHZ (50% OC seems awesome to me)
FSB (QDR), MHz: 1600
FSB - Memory Clock Mode: [linked]
FSB - Memory Ratio: Sync mode
Actual FSB (QDR), MHz: 1600
x MEM (DDR), MHz: 1600
Actual MEM (DDR), MHz: 1600
CPU Multiplier: [x 9]
**System Voltages**
WithoutVDroop
CPU Core: [1.400]
CPU FSB: [1.35]
Memory: [1.9]
Avg/Max Temps Under Load From Core Temp [Core0,Core1,Core2,Core3]: [67/72, 65/72, 57/59, 57/59]
IDLE Temps: [45-50, 45-48, 37-45, 37-45]
The TempDelta on those Cores of over 10C seems a little high to me... is this normal? How do these temps look overall?
Also, with Prime95, as of current test, the cores are at very different progress levels [14 Tests , 7 Tests, 3 Tests, 20 Tests] -- This discrepancy seems odd as well, most especially that Core 3 is stuck on 3rd test for 20min. Just stopped tests and 0 errors, 0 warnings, but still odd. Thoughts?
Advice from here using this setup? I'm thinking about the following: Decreasing voltage further to decrease temps, Increasing FSB to go faster, tightening timings on memory (I'm least familiar with this process). Anything else I should think about? Thx!
So with a lot of good advice from TPU'ers, I got my system back up after a mobo crash. Now time to OC (This is my first actual OC attempt on any system btw).
System Specs in Signature - IC7 between TRUE & CPU
I could use a little advice, as this is my first time OC'ing, although I think I did pretty well. After much research, 2hours, and multiple iterations of upping voltage, then fsb, then dropping voltage, I got the following to run stable on this last iteration with Prime95 no errors for 24min (and counting) :
CPU Freq, 2.4MHz: overclocked to 3.6 GHZ (50% OC seems awesome to me)
FSB (QDR), MHz: 1600
FSB - Memory Clock Mode: [linked]
FSB - Memory Ratio: Sync mode
Actual FSB (QDR), MHz: 1600
x MEM (DDR), MHz: 1600
Actual MEM (DDR), MHz: 1600
CPU Multiplier: [x 9]
**System Voltages**
WithoutVDroop
CPU Core: [1.400]
CPU FSB: [1.35]
Memory: [1.9]
Avg/Max Temps Under Load From Core Temp [Core0,Core1,Core2,Core3]: [67/72, 65/72, 57/59, 57/59]
IDLE Temps: [45-50, 45-48, 37-45, 37-45]
The TempDelta on those Cores of over 10C seems a little high to me... is this normal? How do these temps look overall?
Also, with Prime95, as of current test, the cores are at very different progress levels [14 Tests , 7 Tests, 3 Tests, 20 Tests] -- This discrepancy seems odd as well, most especially that Core 3 is stuck on 3rd test for 20min. Just stopped tests and 0 errors, 0 warnings, but still odd. Thoughts?
Advice from here using this setup? I'm thinking about the following: Decreasing voltage further to decrease temps, Increasing FSB to go faster, tightening timings on memory (I'm least familiar with this process). Anything else I should think about? Thx!
Last edited: