![]() |
|
|
#26 | |
![]() Join Date: Oct 2009
Location: Oxford, UK
Posts: 773 (0.59/day)
Thanks: 109
Thanked 165 Times in 112 Posts
|
Quote:
|
|
|
|
|
|
|
#27 | |
![]() Join Date: Jan 2012
Location: Dover, New Hampshire, USA
Posts: 4,218 (8.86/day)
Thanks: 1,254
Thanked 1,304 Times in 969 Posts
|
Quote:
__________________
MyHeat |
|
|
|
|
| The Following User Says Thank You to Aquinus For This Useful Post: |
|
|
#28 | |
![]() Join Date: Mar 2012
Location: Bandung, Indonesia
Posts: 363 (0.88/day)
Thanks: 103
Thanked 73 Times in 45 Posts
|
Quote:
|
|
|
|
|
|
|
#29 |
![]() Join Date: May 2005
Location: Tre, Suomi Finland
Posts: 2,696 (0.92/day)
Thanks: 1
Thanked 437 Times in 335 Posts
|
DDR4 will surely first land on HPC systems, but I think the type of computers that benefit the most from DDR4 versus DDR3 are future low/mid-end gaming systems with bandwidth-hungry integrated graphics.
__________________
You were not supposed to see this. ¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯ Suum cuique pulchrum est. |
|
|
|
|
|
#30 | |
![]() Join Date: Oct 2009
Location: Oxford, UK
Posts: 773 (0.59/day)
Thanks: 109
Thanked 165 Times in 112 Posts
|
Quote:
Also, you seem to imply that single-channel means a single stick of RAM. This is not the case. If you use a Celeron G530 with two identical sticks of RAM, for example, it'll be single channel. |
|
|
|
|
|
|
#31 | ||
![]() Join Date: Jan 2012
Location: Dover, New Hampshire, USA
Posts: 4,218 (8.86/day)
Thanks: 1,254
Thanked 1,304 Times in 969 Posts
|
Well, you can stop thinking about channels because DDR4 doesn't work that way. DDR4 uses point-to-point links a lot like how PCI-E works. So each DIMM has its own set of memory links so each chip by itself is capable of independent memory operations. That is what I gathered from reading the spec, so memory controllers will have to change a good amount to accommodate it.
Quote:
http://ark.intel.com/products/53414/...Cache-2_40-GHz) Quote:
__________________
MyHeat |
||
|
|
|
|
|
#32 | ||
![]() Join Date: Oct 2009
Location: Oxford, UK
Posts: 773 (0.59/day)
Thanks: 109
Thanked 165 Times in 112 Posts
|
Quote:
Quote:
All I'm trying to say here is that DDR4 will not yield performance improvements for home users or gamers with discrete graphics cards. |
||
|
|
|
|
|
#33 | ||||
![]() Join Date: May 2005
Location: Tre, Suomi Finland
Posts: 2,696 (0.92/day)
Thanks: 1
Thanked 437 Times in 335 Posts
|
Quote:
And dedicated tracing means, if you see 1/2/4/n DIMM slots on a DDR4 motherboard that automatically means the board is single/dual/quad/n channel. That is, 64bit/128bit/256bit /n64bit... Quote:
Quote:
Quote:
__________________
You were not supposed to see this. ¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯ Suum cuique pulchrum est. Last edited by largon; Jul 5, 2012 at 04:20 AM. |
||||
|
|
|
|
|
#35 | |
|
Eligible for custom title
Join Date: Jan 2009
Location: ENGLAND-LAND-LAND
Posts: 8,443 (5.29/day)
Thanks: 1,188
Thanked 1,705 Times in 1,375 Posts
|
Quote:
I mean I can effect out put just by changing ram speed. |
|
|
|
|
|
|
#36 |
![]() Join Date: May 2005
Location: Tre, Suomi Finland
Posts: 2,696 (0.92/day)
Thanks: 1
Thanked 437 Times in 335 Posts
|
Not sure what you mean. If you got and n-channeled memory controller and as manu single rank DDR3 DIMMs onboard, the mem ctrl can R/W all the chips at the same time. If there's more than n ranks though, then it's a nono as the interface is just n64bit*. I removed the line about DDR4 lacking rank interleaving from my earlier post 'cause it makes no sense and I don't know why I wrote it. DDR4 can do rank interleaving just fine.
*three and 3×64bit for tri channel Nehalem.
__________________
You were not supposed to see this. ¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯ Suum cuique pulchrum est. |
|
|
|
|
|
#37 | |
![]() Join Date: Jan 2012
Location: Dover, New Hampshire, USA
Posts: 4,218 (8.86/day)
Thanks: 1,254
Thanked 1,304 Times in 969 Posts
|
Quote:
__________________
MyHeat |
|
|
|
|
|
|
#38 | |
![]() Join Date: May 2005
Location: Tre, Suomi Finland
Posts: 2,696 (0.92/day)
Thanks: 1
Thanked 437 Times in 335 Posts
|
That's the thing, unlike previous interations DDR4 does not allow more than a single DIMM on a single channel.
Quote:
[Mem ctrl] <-serial signaling-> [AMB chip] <-parallel signaling-> [DRAM chippery] Nothing inherent with DDR4.
__________________
You were not supposed to see this. ¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯¯ Suum cuique pulchrum est. |
|
|
|
|
![]() |
| Currently Active Users Viewing This Thread: 1 (0 members and 1 guests) | |
| Thread Tools | |
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Samsung Announces Mass Production of Industry's First 20nm-Class DDR3 | btarunr | News | 11 | Sep 23, 2011 10:13 PM |
| Samsung Develops Industry’s First DDR4 DRAM, Using 30nm Class Technology | btarunr | News | 27 | Mar 29, 2011 10:09 AM |
| Samsung announces first DDR4 DRAM module | skellattarr | Motherboards & Memory | 1 | Jan 5, 2011 03:29 AM |
| Seagate Unveils Industry's First 12 TB 4-bay NAS Server for Small Businesses | btarunr | News | 19 | Sep 30, 2010 02:20 PM |
| SAMSUNG Samples First 50nm 16Gb NAND Flash | malware | News | 1 | Jan 3, 2007 02:45 PM |