techPowerUp! Forums

Go Back   techPowerUp! Forums > www.techpowerup.com > News

Reply
 
Thread Tools
Old Feb 20, 2013, 01:43 AM   #1
btarunr
Editor & Senior Moderator
 
btarunr's Avatar
 
Join Date: Oct 2007
Location: Hyderabad, India
Posts: 14,982 (7.31/day)
Thanks: 788
Thanked 12,896 Times in 5,648 Posts
Send a message via AIM to btarunr Send a message via MSN to btarunr

System Specs

GLOBALFOUNDRIES Offers Enhanced 55 nm CMOS Logic Process

GLOBALFOUNDRIES today announced additional enhancements to the foundry's 55-nanometer (nm) Low-Power Enhanced (LPe) process technology platform – 55nm LPe 1V – with qualified, next-generation memory and logic IP solutions from ARM. The 55nm LPe 1V is the industry's first and only enhanced process node to support ARM's 1.0/1.2V physical IP library, enabling chip designers to use a single process that supports two operating voltages in a single SoC.

"The key advantage of this 55nm LPe 1V offering is that the same design libraries can be used whether you are designing at 1.0 voltage or 1.2 voltage power option," said Bruce Kleinman, Vice President of Product Marketing at GLOBALFOUNDRIES. "What it means is that same set of design rules and models can be adopted, with no extra mask layer or special process required. This translates into cost saving and design flexibility without compromising on the power and optimization features."

Based on ARM's 1.0V/1.2V standard cells and memory compilers, GLOBALFOUNDRIES 55nm LPe 1V enables designers to optimize their design for speed, power and/or area and is especially beneficial for designers who are faced with power constraints in designing System-on-Chip solutions.

ARM offers a comprehensive, silicon-validated platform of 8-track, 9-track and 12-track libraries along with high-speed and high-density memory compilers for GLOBALFOUNDRIES' advanced 55nm LPe process.

"The combination of 1V and 1.2V operation along with supporting level shifting logic provides the best combination of low power, high performance and reduced chip area," said Dr. John Heinlein, vice president of marketing, Physical IP Division at ARM. "Dual-voltage domain characterization support coupled with Artisan next-generation memory compiler architecture reduces dynamic and leakage power by more than 35 percent, compared to previously available solutions."

The 55nm LPe 1V is especially suited for high-volume, battery-operated mobile consumer devices, as well as a broad range of green or energy-saving products. PDK and EDA tools are available now, along with MPW shuttle availability.

Artisan memories offer flexible manufacturing options and are shipping in billions of products worldwide. Part of a broader platform of Artisan physical IP from 65nm to 20nm, these next-generation memories include low voltage and stand-by modes enabling extended battery life, ultra high-speed caches for maximum processor speed, and proprietary design techniques resulting in reduced area for low-cost SoC designs.
btarunr is offline  
Reply With Quote
Reply


Currently Active Users Viewing This Thread: 1 (0 members and 1 guests)
 
Thread Tools

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is On

Forum Jump

Similar Threads
Thread Thread Starter Forum Replies Last Post
Samsung Delivers Strong 14 nm FinFET Logic Process and Design Infrastructure Cristian_25H News 7 Dec 24, 2012 09:26 PM
GLOBALFOUNDRIES, IBM, Intermolecular Collaborate to Speed Advanced Logic Development Cristian_25H News 0 Oct 2, 2012 01:29 PM
First 28 nm Cortex-A9 POP Available for GLOBALFOUNDRIES 28nm-SLP HKMG Process Cristian_25H News 3 Feb 23, 2012 02:39 PM
ARM and GLOBALFOUNDRIES Partner to Build ARM SoC Products on 28 nm HKMG Process btarunr News 9 Oct 7, 2009 12:19 PM
Cmos Checksum Error/ Cmos Checksum Bad??? method526 General Hardware 45 Jul 19, 2009 11:12 PM


All times are GMT. The time now is 07:23 PM.


Powered by vBulletin® Version 3.8.6
Copyright ©2000 - 2013, Jelsoft Enterprises Ltd.
no new posts