1. Welcome to TechPowerUp Forums, Guest! Please check out our forum guidelines for info related to our community.

Intel Aims at 10 nm Processors by 2018

Discussion in 'News' started by btarunr, Jul 27, 2011.

  1. btarunr

    btarunr Editor & Senior Moderator Staff Member

    Joined:
    Oct 9, 2007
    Messages:
    30,345 (10.63/day)
    Thanks Received:
    14,696
    Location:
    Hyderabad, India
    It's not just host nations of the Olympics that are decided almost decades in advance, but also Intel's silicon names and the fab process they're going to be built on. Intel has its plan for the greater part of this decade already charted out, well beyond the upcoming Ivy Bridge architecture. Intel follows the "tick-tock" product cycle, where every micro-architecture gets to be built on two succeeding fab processes, and every fab process getting to have two succeeding micro-architectures built on it, in succession. Westmere is an optical shrink of the Nehalem architecture, it was a "tick" for the 32 nm process, Sandy Bridge is its "tock", and a new architecture. Ivy Bridge is essentially an optical shrink of Sandy Bridge, it is the "tick" for 22 nm process.

    Ivy Bridge will make its entry through the LGA1155 platform in 2012, it will make up the 2012 Core processor family. Haswell is the next-generation architecture that succeeds Sandy Bridge and IvyBridge, it will be built on the 22 nm process, and is expected to arrive in 2013. Roswell is its optical shrink to 14 nm, slated for 2014. Looking deep into the decade, there's Skylake architecture, that will span across 14 nm and 10 nm processes with Skymont. This model ensures that Intel has to upgrade its fabs every 2 or so years, an entirely new micro-architecture every 2 or so years as well, while providing optical shrinks every alternating year. Optical shrinks introduce new features, increased caches, and allow higher clock speeds. 10 nm for processors by 2018 sounds realistic looking at the advancement of NAND flash technologies that are pushing the boundaries of fab process development. NAND flash is much less complex than processor development, and hence serve as good precursors to a new process.

    [​IMG]

    Source: ComputerBase.de
     
    1c3d0g, Jack Doph and Funtoss say thanks.
  2. laszlo

    laszlo

    Joined:
    Jan 11, 2005
    Messages:
    897 (0.23/day)
    Thanks Received:
    106
    Location:
    66 feet from the ground
    and what after 10nm?

    10nm will be a challenge to made as they all(not only intel) already have problems with 22nm....
     
  3. btarunr

    btarunr Editor & Senior Moderator Staff Member

    Joined:
    Oct 9, 2007
    Messages:
    30,345 (10.63/day)
    Thanks Received:
    14,696
    Location:
    Hyderabad, India
    They said sub-10 μm was going to be a problem. It turned out pretty well so far.
     
    [H]@RD5TUFF says thanks.
  4. entropy13

    entropy13

    Joined:
    Mar 2, 2009
    Messages:
    5,020 (2.14/day)
    Thanks Received:
    1,260
    It would be even better if they look at other materials as well.
     
  5. hardcore_gamer

    hardcore_gamer

    Joined:
    Jan 25, 2011
    Messages:
    405 (0.25/day)
    Thanks Received:
    187
    Location:
    Fabry Perot cavity,AlGaAs-GaAs Heterojunction
    remember these things intel

    hot electron effect
    impact ionization
    velocity saturation
    drain induced barrier lowering
    surface scattering
    punchthrough
    sub-threshold conduction


    skylake-->skymont-->skynet
     
    Law-II, yogurt_21 and mlee49 say thanks.
  6. Drone

    Drone

    Joined:
    Sep 1, 2010
    Messages:
    3,125 (1.74/day)
    Thanks Received:
    2,069
    Quantum tunnelling, where are yo
     
  7. Jonap_1st

    Jonap_1st New Member

    Joined:
    Oct 28, 2010
    Messages:
    288 (0.17/day)
    Thanks Received:
    13
    Location:
    South Green Jakarta
    the judgement day will be closer than i thought..
     
    Last edited: Jul 27, 2011
  8. twilyth Guest

    10 microns? As in 10,000nm? How long ago was that?
    I didn't understand any of that until "skynet", but at 10nm isn't easier to quote the trace width in atoms? I mean seriously. How do you make predictions like that with a straight face? Unless your margin for error is plus or minus 20 years.
     
  9. assaulter_99

    assaulter_99

    Joined:
    Dec 7, 2009
    Messages:
    1,793 (0.87/day)
    Thanks Received:
    277
    Now I wonder where and when they will hit a wall.
     
  10. Trackr New Member

    Joined:
    Mar 18, 2011
    Messages:
    265 (0.17/day)
    Thanks Received:
    15
    The image shows Sandy Bridge as being a Q4 2011 release.

    It was actually a Q1 2011 release.

    Does that mean that the whole graph is ahead three quarters?
     
  11. ensabrenoir

    ensabrenoir

    Joined:
    Apr 16, 2010
    Messages:
    1,409 (0.73/day)
    Thanks Received:
    288
    That timeline makes me think they already have this technology and they're just trying to figure out how to mass produce it cheaply/ cost effectively and yes intel= skynet. Tthe first attack will be on amd users world wide
     
  12. Benetanegia

    Benetanegia New Member

    Joined:
    Sep 11, 2009
    Messages:
    2,683 (1.25/day)
    Thanks Received:
    694
    Location:
    Reaching your left retina.
    Maybe/probably those are fiscal years, so it's not 3 quarters ahead, but 1 quarter behind (or just on time if they mean production instead of launch).
     
  13. Bjorn_Of_Iceland

    Bjorn_Of_Iceland

    Joined:
    Jan 2, 2008
    Messages:
    3,196 (1.15/day)
    Thanks Received:
    383
    cant wait for 1nm lol
     
  14. twilyth Guest

    2025. Obviously. At least based on their current timescale. All the universe bends to the will of Intel.
     
  15. Riotpump

    Riotpump New Member

    Joined:
    Jul 17, 2011
    Messages:
    70 (0.05/day)
    Thanks Received:
    6
    Location:
    Chicago, IL
    I welcome our new Skynet Intel based overlords...
     
  16. Mussels

    Mussels Moderprator Staff Member

    Joined:
    Oct 6, 2004
    Messages:
    43,403 (10.98/day)
    Thanks Received:
    10,620
    Location:
    Australalalalalaia.
    there was other threads about graphene being used in future CPU's since its thinner/smaller, and conducts electricity faster. that could well be a solution on how to best the 10nm barrier, once they get the tech ironed out fully.
     
  17. MikeMurphy

    Joined:
    Feb 3, 2005
    Messages:
    431 (0.11/day)
    Thanks Received:
    62
    Can't get much smaller than these molecules. 10nm is actually pretty close.
     
  18. btarunr

    btarunr Editor & Senior Moderator Staff Member

    Joined:
    Oct 9, 2007
    Messages:
    30,345 (10.63/day)
    Thanks Received:
    14,696
    Location:
    Hyderabad, India
    My bad, 0.1 μm, or 100 nm.
     
  19. TheMailMan78

    TheMailMan78 Big Member

    Joined:
    Jun 3, 2007
    Messages:
    21,457 (7.19/day)
    Thanks Received:
    7,933
    10nm? I mean really? Thats pretty amazing if they can get em that small. If AMD's APU is successful by then I bet this road map changes dramatically. I mean if tablets and smartphones keep on this momentum they will HAVE to jump on the APU bandwagon more aggressively.


    Also I wonder if it will run Crysis......Sorry I know thats 7 years early but we here on TPU are always cutting edge.

    They got 7 years. Thats a several lifetimes in the tech world.
     
  20. Benetanegia

    Benetanegia New Member

    Joined:
    Sep 11, 2009
    Messages:
    2,683 (1.25/day)
    Thanks Received:
    694
    Location:
    Reaching your left retina.
    They are close because they compare it in an order of magnitude basis I believe. Isn't Monocristaline Silicone's lattice spacing 0.5 nm? I don't really know about how semiconductors work at that level, but I would say that 10 cells (5nm?) should suffice, maybe even less. Also there's a bunch of atoms on every cristal cell so much smaller process (than 10nm) should be attainable from the POV of "molecule" size. Bear in mind I make this statement from my complete ignorance on the subject. I know basic electronics where the whole thing is abstract (holes) and physics where a single electron moves from one atom to another, I lack any knowledge of what really happens in the middle.

    Graphene does have a much smaller lattice spacing iirc and I've seen claims of 2 layers of graphene being able to create a Cassimir Effect, so what about some science fiction and dreaming of autopowered chips (zero point energy)??!! :rockout:
     
  21. hardcore_gamer

    hardcore_gamer

    Joined:
    Jan 25, 2011
    Messages:
    405 (0.25/day)
    Thanks Received:
    187
    Location:
    Fabry Perot cavity,AlGaAs-GaAs Heterojunction
    Hot electron effect is due to tunnelling


    Using new materials like graphene may provide scaling beyond the capabilities of silicon, but still dynamic power consumption will be a problem.Adiabatic logic is a solution
     
    Last edited: Jul 27, 2011
  22. twilyth Guest

    How is adiabatic logic going to either prevent random tunneling events or compensate for them. I would be extremely interested in that.
     
  23. Steevo

    Steevo

    Joined:
    Nov 4, 2005
    Messages:
    9,030 (2.54/day)
    Thanks Received:
    1,632
    I'm not worried about the CPU's, I'm worried about the layers and traces on the PCB for the RAM, and in the motherboard.


    Even if the traces in the CPU are 1nm they can make the insulator around and beside it 20nm if they need to, it just creates more heat as the electrical path is longer, and more latency from the same issue. However their 3D transistor should help with trace length, and thus electrical needs, and a shorter path also reduces the capacitive roll off charge. All that adds up to lower electrical needs, faster processing physically in the chip, and lower TDP.


    The graphics card makers have already fought with memory management, I see this as being a plus for AMD, their dedicated cards have already taught them about the best way to perform on die termination, signaling, voltages, and path length. Intel had a bit of a issue with that on some chips, the termination voltage was burning out processors. They have probably already started work on the same issue as they make smaller and smaller traces on the CPU.
     
    10 Million points folded for TPU
  24. twilyth Guest

    The problem is that at a certain point you run into quantum effects that simply can't be controlled with traditional lithographic methods. Quantum tunneling for example - where an electron is supposed to be on one side of a dielectric but magically appears on the other. Tunneling is a probability function that varies with distance. When you start hitting distances that permit the effect, you're screwed and there's nothing you can do about it. I just don't happen to know at what level that starts to become a problem - or rather, an unmanageable problem
     
  25. TheMailMan78

    TheMailMan78 Big Member

    Joined:
    Jun 3, 2007
    Messages:
    21,457 (7.19/day)
    Thanks Received:
    7,933
    I doubt they will be using any "tunneling" within 7 years on a consumer product.
     

Currently Active Users Viewing This Thread: 1 (0 members and 1 guest)

Share This Page