1. Welcome to TechPowerUp Forums, Guest! Please check out our forum guidelines for info related to our community.

Intel Haswell Pics

Discussion in 'General Hardware' started by T4C Fantasy, May 19, 2012.

  1. T4C Fantasy

    T4C Fantasy CPU & GPU DB Maintainer

    Joined:
    May 7, 2012
    Messages:
    973 (1.12/day)
    Thanks Received:
    411
    here is some pics of the haswell chip

    Features carried over from Ivy Bridge
    A 22 nm manufacturing process.
    3D tri-gate transistors (Ivy Bridge processors and onwards).
    A 14-stage pipeline (since the Core microarchitecture).
    Mainstream up to quad-core.
    Native support for dual channel DDR3.
    32KB data + 32KB instruction L1 cache per core.
    256KB L2 data cache per core[8] and up to 32MB L3 cache shared by all cores.

    Confirmed features
    Advanced Vector Extensions 2 (AVX2) instruction set, also called Haswell New Instructions (includes gather, bit manipulation, and FMA3 support).
    New sockets — LGA 1150 for desktops and rPGA947 & BGA1364 for the mobile market.
    Intel Transactional Synchronization Extensions (TSX).
    Direct3D 11.1 and OpenGL 3.2 graphics unit

    Expected features
    32 nm PCH.
    A new cache design.
    support for Thunderbolt technology.
    There will be three versions of the integrated GPU: GT1, GT2, and GT3. According to vr-zone, the fastest version (GT3) will have 20 execution units (EU).[15] Another source, SemiAccurate, however says that the GT3 will have 40 EUs[16] with an accompanying 64MB cache on an interposer. Haswell's predecessor, Ivy Bridge, has a maximum of 16 EUs.
    New advanced power-saving system.
    Base clock (BClk) increase to 133 MHz.
    128 bytes cache line.[citation needed]
    Execution trace cache will be included L2 caching design.
    Fully integrated voltage regulator, thereby moving another component from the motherboard onto the CPU.
    25, 37, 47, 57W TDP mobile processors.
    77/65/55/45/35W and ~ 100W+(high-end) TDP desktop processors.
    15W TDP processors for the Ultrabook platform (multi-chip package like Westmere).
     

    Attached Files:

    Last edited: Jun 6, 2012
  2. james888

    james888

    Joined:
    Jun 27, 2011
    Messages:
    4,415 (3.74/day)
    Thanks Received:
    1,562
    If this is haswell what can we derive from this picture?
     
    Crunching for Team TPU
  3. T4C Fantasy

    T4C Fantasy CPU & GPU DB Maintainer

    Joined:
    May 7, 2012
    Messages:
    973 (1.12/day)
    Thanks Received:
    411
    we know what moves they are making with the chip, more components more efficiency and innovation...
     
  4. james888

    james888

    Joined:
    Jun 27, 2011
    Messages:
    4,415 (3.74/day)
    Thanks Received:
    1,562
    Are they not always trying to do that? Maybe if you or someone could give a specific example, like this little thing here is new and does... I am far from a computer engineer. I do see that there is all those little solder prong things that are new. What are those? It is the same size as ivy which I guess is because the same 22nm process.

    I feel like I sounding to negative and overly skeptical, when I am just skeptical and curious.
     
    Crunching for Team TPU
  5. T4C Fantasy

    T4C Fantasy CPU & GPU DB Maintainer

    Joined:
    May 7, 2012
    Messages:
    973 (1.12/day)
    Thanks Received:
    411
    Features carried over from Ivy Bridge
    A 22 nm manufacturing process.
    3D tri-gate transistors (Ivy Bridge processors and onwards).
    A 14-stage pipeline (since the Core microarchitecture).
    Mainstream up to quad-core.
    Native support for dual channel DDR3.
    32KB data + 32KB instruction L1 cache per core.
    256KB L2 data cache per core[8] and up to 32MB L3 cache shared by all cores.

    Confirmed features
    Advanced Vector Extensions 2 (AVX2) instruction set, also called Haswell New Instructions (includes gather, bit manipulation, and FMA3 support).
    New sockets — LGA 1150 for desktops and rPGA947 & BGA1364 for the mobile market.
    Intel Transactional Synchronization Extensions (TSX).
    Direct3D 11.1 and OpenGL 3.2 graphics unit

    Expected features
    32 nm PCH.
    A new cache design.
    support for Thunderbolt technology.
    There will be three versions of the integrated GPU: GT1, GT2, and GT3. According to vr-zone, the fastest version (GT3) will have 20 execution units (EU).[15] Another source, SemiAccurate, however says that the GT3 will have 40 EUs[16] with an accompanying 64MB cache on an interposer. Haswell's predecessor, Ivy Bridge, has a maximum of 16 EUs.
    New advanced power-saving system.
    Base clock (BClk) increase to 133 MHz.
    128 bytes cache line.[citation needed]
    Execution trace cache will be included L2 caching design.
    Fully integrated voltage regulator, thereby moving another component from the motherboard onto the CPU.
    25, 37, 47, 57W TDP mobile processors.
    77/65/55/45/35W and ~ 100W+(high-end) TDP desktop processors.
    15W TDP processors for the Ultrabook platform (multi-chip package like Westmere).
     
    theeldest says thanks.
  6. james888

    james888

    Joined:
    Jun 27, 2011
    Messages:
    4,415 (3.74/day)
    Thanks Received:
    1,562
    Thanks. Now a benchmark... lol
     
    Crunching for Team TPU
  7. T4C Fantasy

    T4C Fantasy CPU & GPU DB Maintainer

    Joined:
    May 7, 2012
    Messages:
    973 (1.12/day)
    Thanks Received:
    411
    yeeaaah... its not 2013 yet... that chip was just a demo the product may or may not be finalized but we will definetly not see benchmarks until it becomes available to testers.
     
  8. boogerlad

    Joined:
    Jun 29, 2006
    Messages:
    219 (0.07/day)
    Thanks Received:
    12
    if it's all on one die, how can the pch be 32nm?
     
  9. T4C Fantasy

    T4C Fantasy CPU & GPU DB Maintainer

    Joined:
    May 7, 2012
    Messages:
    973 (1.12/day)
    Thanks Received:
    411
    ask intel.... lol but if anyone can do it.... intel can
     
  10. james888

    james888

    Joined:
    Jun 27, 2011
    Messages:
    4,415 (3.74/day)
    Thanks Received:
    1,562
    I thought it was weird that there was a 32nm on a 22nm cpu. I didn't say anything because I don't know what a pch is. So pch?
     
    Crunching for Team TPU
  11. theoneandonlymrk

    theoneandonlymrk

    Joined:
    Mar 10, 2010
    Messages:
    3,388 (2.05/day)
    Thanks Received:
    565
    Location:
    Manchester uk
    is that secondary chip structure (on the haswell), present on ivybridge ,top left , looks to have a lot of tracks going to it , could be rastor output or something im not sure??.
     
  12. boogerlad

    Joined:
    Jun 29, 2006
    Messages:
    219 (0.07/day)
    Thanks Received:
    12
    nvm, it appears a pch is a southbridge, which is still offdie. At least there will be lower power consumption this time around. Stupid how not all ports are usb3
     
  13. T4C Fantasy

    T4C Fantasy CPU & GPU DB Maintainer

    Joined:
    May 7, 2012
    Messages:
    973 (1.12/day)
    Thanks Received:
    411
    ive noticed theres alot more components on teh haswell chip and usuing a different material, looks like ivy bridge is using silver or aluminum
     
  14. iKhan

    iKhan

    Joined:
    Dec 19, 2011
    Messages:
    209 (0.21/day)
    Thanks Received:
    56
    Location:
    Stockton, CA
    Yup. Just exactly what we need /s
     
  15. james888

    james888

    Joined:
    Jun 27, 2011
    Messages:
    4,415 (3.74/day)
    Thanks Received:
    1,562
    1150 is so close to 1155 just like 1155 was so close to 1156. Will our lga 1155 cpu coolers work on this?
    If it is so close, why do we need a new socket?
     
    Crunching for Team TPU
  16. theoneandonlymrk

    theoneandonlymrk

    Joined:
    Mar 10, 2010
    Messages:
    3,388 (2.05/day)
    Thanks Received:
    565
    Location:
    Manchester uk

    what you needs got nothing todo with it, intels pockets are what matters is it not, in all honesty though they do seem to make interconnect changes each time as far as i can see, id however argue that if they wanted to they could easily make them more future proof,,,,,in the extreme, 1 socket for all and so could amd for that matter

    i mean if you think about it they could do a mega pin chip with a lot of pins unused on some processors it is mearly a pin package after all and could be standardized better then it is within brands
     

Currently Active Users Viewing This Thread: 1 (0 members and 1 guest)

Share This Page