- Joined
- May 12, 2006
- Messages
- 11,119 (1.70/day)
| System Name | Apple Bite |
|---|---|
| Processor | Intel I5 |
| Motherboard | Apple |
| Memory | 40gb of DDR 4 2700 |
| Video Card(s) | ATI Radeon 500 |
| Storage | Fusion Drive 1 TB |
| Display(s) | 27 Inch IMac late 2017 |
Here is the link adds new features, thats why ya gotta love Evga, Constant support
http://www.evga.com/forums/tm.asp?m=100559358&mpage=1&key=� x58 SLI This is already making my board a bunch more stable.
http://www.evga.com/forums/tm.asp?m=100559422&mpage=1&key=� classified SLI
it adds
this function
Quote:
*NOTE: CPU Clock Skew is for experimental tweaking when overclock - Any of the settings will NOT harm hardware.
In circuit designs, clock skew (sometimes timing skew) is a phenomenon in synchronous circuits in which the clock signal (sent from the clock circuit) arrives at different components at different times. This can be caused by many different things, such as wire-interconnect length, temperature variations, variation in intermediate devices, capacitive coupling, material imperfections, and differences in input capacitance on the clock inputs of devices using the clock. As the clock rate of a circuit increases (ie what we call overclocking) , timing becomes more critical and less variation can be tolerated if the circuit is to function properly.
http://www.evga.com/forums/tm.asp?m=100559358&mpage=1&key=� x58 SLI This is already making my board a bunch more stable.
http://www.evga.com/forums/tm.asp?m=100559422&mpage=1&key=� classified SLI
it adds
this function
Quote:
*NOTE: CPU Clock Skew is for experimental tweaking when overclock - Any of the settings will NOT harm hardware.
In circuit designs, clock skew (sometimes timing skew) is a phenomenon in synchronous circuits in which the clock signal (sent from the clock circuit) arrives at different components at different times. This can be caused by many different things, such as wire-interconnect length, temperature variations, variation in intermediate devices, capacitive coupling, material imperfections, and differences in input capacitance on the clock inputs of devices using the clock. As the clock rate of a circuit increases (ie what we call overclocking) , timing becomes more critical and less variation can be tolerated if the circuit is to function properly.
Last edited:
