• Welcome to TechPowerUp Forums, Guest! Please check out our forum guidelines for info related to our community.

Samsung Announces Comprehensive Process Roadmap Down to 4 nm

Raevenlord

News Editor
Staff member
Joined
Aug 12, 2016
Messages
2,813 (2.32/day)
Location
Portugal
System Name The Ryzening
Processor Ryzen 7 1700 @ 3.7 GHz
Motherboard MSI X370 Gaming Pro Carbon
Cooling Arctic Cooling Liquid Freezer 120
Memory 16 GB G.Skill Trident Z F4-3200 (2x 8 GB)
Video Card(s) TPU's Awesome MSI GTX 1070 Gaming X
Storage Boot: Crucial MX100 128GB; Gaming: Crucial MX 300 525GB; Storage: Samsung 1TB HDD, Toshiba 2TB HDD
Display(s) LG 29UM68P (21:9 2560x1080 FreeSync Ultrawide)
Case NOX Hummer MC Black
Audio Device(s) ASUS Xonar DX
Power Supply Seasonic M12II Evo 620W 80+
Mouse Cooler Master Masterkeys Lite L
Keyboard Cooler Master Masterkeys Lite L
Software Windows 10 x64
Samsung stands as a technology giant in the industry, with tendrils stretching out towards almost every conceivable area of consumer, prosumer, and professional markets. It is also one of the companies which can actually bring up the fight to Intel when it comes to semiconductor manufacturing, with some analysts predicting the South Korean will dethrone Intel as the top chipmaker in Q2 of this year. Samsung scales from hyper-scale data centers to the internet-of-things, and is set to lead the industry with 8nm, 7nm, 6nm, 5nm, 4nm and 18nm FD-SOI in its newest process technology roadmap. The new Samsung roadmap shows how committed the company is (and the industry with it) towards enabling the highest performance possible from the depleting potential of the silicon medium. The 4 nm "post FinFET" structure process is set to be in risk production by 2020.

This announcement also marks Samsung's reiteration on the usage of EUV (Extreme Ultra Violet) tech towards wafer manufacturing, a technology that has long been hailed as the savior of denser processes, but has been ultimately pushed out of market adoption due to its complexity. Kelvin Low, senior director of foundry marketing at Samsung, said that the "magic number" for productivity (as in, with a sustainable investment/return ratio) with EUV is 1,500 wafers per day. Samsung has already exceeded 1,000 wafers per day and has a high degree of confidence that 1,500 wafers per day is achievable.





Samsung's newest foundry process technologies and solutions introduced at the annual Samsung Foundry Forum include:

8LPP (8nm Low Power Plus)
8LPP provides the most competitive scaling benefit before transitioning to EUV (Extreme Ultra Violet) lithography. Combining key process innovations from Samsung's 10nm technology, 8LPP offers additional benefits in the areas of performance and gate density as compared to 10LPP.

7LPP (7nm Low Power Plus)
7LPP will be the first semiconductor process technology to use an EUV lithography solution. 250W of maximum EUV source power, which is the most important milestone for EUV insertion into high volume production, was developed by the collaborative efforts of Samsung and ASML. EUV lithography deployment will break the barriers of Moore's law scaling, paving the way for single nanometer semiconductor technology generations.

6LPP (6nm Low Power Plus)
6LPP will adopt Samsung's unique Smart Scaling solutions, which will be incorporated on top of the EUV-based 7LPP technology, allowing for greater area scaling and ultra-low power benefits.

5LPP (5nm Low Power Plus)
5LPP extends the physical scaling limit of FinFET structure by implementing technology innovations from the next process generation, 4LPP, for better scaling and power reduction.

4LPP (4nm Low Power Plus)
4LPP will be the first implementation of next generation device architecture - MBCFETTM structure (Multi Bridge Channel FET). MBCFETTM is Samsung's unique GAAFET (Gate All Around FET) technology that uses a Nanosheet device to overcome the physical scaling and performance limitations of the FinFET architecture.

FD-SOI (Fully Depleted - Silicon on Insulator)
Well suited for IoT applications, Samsung will gradually expand its 28FDS technology into a broader platform offering by incorporating RF (Radio Frequency) and eMRAM(embedded Magnetic Random Access Memory) options. 18FDS is the next generation node on Samsung's FD-SOI roadmap with enhanced PPA (Power/Performance/Area).

View at TechPowerUp Main Site
 

CAPSLOCKSTUCK

Spaced Out Lunar Tick
Joined
Feb 26, 2013
Messages
8,579 (3.47/day)
Location
llaregguB...WALES
System Name Party On
Processor Xeon w 3520
Motherboard DFI Lanparty
Cooling Big tower thing
Memory 6 gb Ballistix Tracer
Video Card(s) HD 7970
Case a plank of wood
Audio Device(s) seperate amp and 6 big speakers
Power Supply Corsair
Mouse cheap
Keyboard under going restoration
Joined
Jan 29, 2012
Messages
5,466 (1.91/day)
Location
Florida
System Name natr0n-PC
Processor 2600K @ 4.4GHz / Dual Xeon 5675's @ 3.33GHz 12c/24t
Motherboard Sabertooth Z77 / GA-7TESM
Cooling Deepcool Assassin - 3 Fans / Custom
Memory 2x8GB 2133MHz Samsung Dual Channel / 6x4GB 1333MHz Samsung Hexa Channel
Video Card(s) Evga GTX 980 SC / Asus Strix 980ti
Storage Various SSD/HD
Display(s) Samsung 23' 2048x1152 / Various Dells
Case Sunbeam Transformer Silver / Matrexx 55
Audio Device(s) SB X-fi on all systems
Power Supply Corsair TX 650w / Evga NEX 750B
Mouse Alienware AW558 @ 5000 DPI
Keyboard Asus KB34211
Software XP64/7/8.1/10
Benchmark Scores http://valid.x86.fr/79kuh6
Waiting for the annual comprehensive price fixing reports.
 
Joined
Mar 24, 2017
Messages
123 (0.12/day)
Location
Italy
paving the way for single nanometer semiconductor technology generations
I thought there was a quantum mechanical limit, not a technological limit, to the dimensioning of a gate.
Am I wrong?
 
Joined
Oct 7, 2013
Messages
344 (0.15/day)
I thought there was a quantum mechanical limit, not a technological limit, to the dimensioning of a gate.
Am I wrong?
going down to single nanometer is possible and even sub nanometer but that is now atoms thick which is where the issues lie. 5nm requires a lot of technology advancements to reach.

I forget the maximum limit but it was like .1 to .5nm or something because that is where it is like only a few atoms thick.

https://en.wikipedia.org/wiki/5_nanometer
 
Joined
Mar 24, 2017
Messages
123 (0.12/day)
Location
Italy
going down to single nanometer is possible and even sub nanometer but that is now atoms thick which is where the issues lie. 5nm requires a lot of technology advancements to reach.

I forget the maximum limit but it was like .1 to .5nm or something because that is where it is like only a few atoms thick.

https://en.wikipedia.org/wiki/5_nanometer
Thanks
BTW I found an old video that explains the situation (I was remembering the content of the vid wrong, hence my initial question)

 
  • Like
Reactions: 64K
Top