• Welcome to TechPowerUp Forums, Guest! Please check out our forum guidelines for info related to our community.

TSMC Announces the N3 FinFlex, N3E, and N2 Nodes, and 3DFabric

btarunr

Editor & Senior Moderator
Staff member
Joined
Oct 9, 2007
Messages
43,250 (7.97/day)
Location
Hyderabad, India
System Name RBMK-1000
Processor AMD Ryzen 7 5700G
Motherboard ASUS ROG Strix B450-E Gaming
Cooling DeepCool Gammax L240 V2
Memory 2x 8GB G.Skill Sniper X
Video Card(s) Palit GeForce RTX 2080 SUPER GameRock
Storage Western Digital Black NVMe 512GB
Display(s) BenQ 1440p 60 Hz 27-inch
Case Corsair Carbide 100R
Audio Device(s) ASUS SupremeFX S1220A
Power Supply Cooler Master MWE Gold 650W
Mouse ASUS ROG Strix Impact
Keyboard Gamdias Hermes E2
Software Windows 11 Pro
TSMC today showcased the newest innovations in its advanced logic, specialty, and 3D IC technologies at the Company's 2022 North America Technology Symposium, with the next-generation leading-edge N2 process powered by nanosheet transistors and the unique FINFLEX technology for the N3 and N3E processes making their debut.

Resuming as an in-person event after being held online in the past two years, the North America symposium in Santa Clara, California, kicks off a series of Technology Symposiums around the world in the coming months. The Symposiums also feature an Innovation Zone that spotlights the achievements of TSMC's emerging start-up customers.



"We are living in a rapidly changing, supercharged, digital world where demand for computational power and energy efficiency is growing faster than ever before, creating unprecedented opportunities and challenges for the semiconductor industry," said Dr. C.C. Wei, CEO of TSMC. "The innovations we will showcase at our Technology Symposiums demonstrate TSMC's technology leadership and our commitment to support our customers through this exciting period of transformation and growth."


Major technologies highlighted at the Symposium include:
TSMC FINFLEX for N3 and N3E - TSMC's industry-leading N3 technology, set to enter volume production later in 2022, will feature the revolutionary TSMC FINFLEX architectural innovation offering unparalleled flexibility for designers. The TSMC FINFLEX innovation offers choices of different standard cells with a 3-2 fin configuration for ultra performance, a 2-1 fin configuration for best power efficiency and transistor density, and a 2-2 fin configuration providing a balance between the two for Efficient Performance. With TSMC FINFLEX architecture, customers can create system-on-chip designs precisely tuned for their needs with functional blocks implementing the best optimized fin configuration for the desired performance, power and area target, and integrated on the same chip. For more information on FINFLEX, please visit N3.TSMC.COM.

N2 Technology - TSMC's N2 technology represents another remarkable advancement over N3, with 10-15% speed improvement at the same power, or 25-30% power reduction at the same speed, ushering in a new era of Efficient Performance. N2 will feature nanosheet transistor architecture to deliver a full-node improvement in performance and power efficiency to enable next-generation product innovations from TSMC customers. The N2 technology platform includes a high-performance variant in addition to the mobile compute baseline version, as well as comprehensive chiplet integration solutions. N2 is scheduled to begin production in 2025.

Expanding Ultra -Low Power Platform - Building on the success of the N12e technology announced at the 2020 Technology Symposium, TSMC is developing N6e, the next evolution in process technology tuned to provide the computing power and energy efficiency required by edge AI and IoT devices. N6e will be based on TSMC's advanced 7 nm process and is expected to have three times greater logic density than N12e. It will serve as a part of TSMC's Ultra-Low Power platform, a comprehensive portfolio of logic, RF, analog, embedded nonvolatile memory, and power management IC solutions aimed at applications in edge AI and the Internet of Things.

TSMC 3DFabric 3D Silicon Stacking Solutions - TSMC is showcasing two groundbreaking customer applications of the TSMC-SoIC chip stacking solution:
  • The world's first SoIC-based CPU employing Chip-on-Wafer (CoW) technology to stack SRAM as a Level 3 cache
  • A groundbreaking intelligence processing unit stacked on top of a deep trench capacitor die using Wafer-on-Wafer (WoW) technology.
  • With N7 chips already in production for both CoW and WoW, support for N5 technology is scheduled for 2023. To meet customer demand for SoIC and other TSMC 3DFabric system integration services, the world's first fully automated 3DFabric factory is set to begin production in the second half of 2022.

View at TechPowerUp Main Site
 
Joined
Oct 27, 2020
Messages
426 (0.65/day)
+33% speed for N3E 3-2 process, I wonder if ever (probably not with that density) be used for desktop consumer AMD CPUs what frequency will give (6.4GHz on air?)
 
Last edited:
Joined
May 3, 2018
Messages
819 (0.52/day)
+33% speed for N3E 3-2 process, I wonder if ever (probably not with that density) be used for desktop consumer AMD CPUs what frequency will give (6.4GHz on air?)
Can't answer that, but I know Zen 5 is not about clock frequency increases unlike Zen 4. Zen 5 is all new architecture and clock speeds won't increase, but Zen 4 is said to be able to hit 5.85GHz on a single core and maybe 5.5GHz all core. Maybe Zen 6 on n3/n2 will make it past 6GHz.
 
Joined
Oct 27, 2020
Messages
426 (0.65/day)
Can't answer that, but I know Zen 5 is not about clock frequency increases unlike Zen 4. Zen 5 is all new architecture and clock speeds won't increase, but Zen 4 is said to be able to hit 5.85GHz on a single core and maybe 5.5GHz all core. Maybe Zen 6 on n3/n2 will make it past 6GHz.
It seems Zen5/Zen5 V-cache is build on 4nm and Zen5c on 3nm and maybe Zen5 APU version also on 3nm, so since 4nm is iterative upgrade over 5nm it seems logical if AMD wants to be competitive to focus on architecture and IPC.
Maybe Zen6/Zen6 V-cache is build on 3nm and Zen6c/Zen6 APU on 2nm?

 
Top