• Welcome to TechPowerUp Forums, Guest! Please check out our forum guidelines for info related to our community.

Xilinx 7 Series FPGA/Micron RLDRAM 3 Platform Enables Substantially Higher Data Rates

btarunr

Editor & Senior Moderator
Staff member
Joined
Oct 9, 2007
Messages
34,518 (9.18/day)
Likes
17,526
Location
Hyderabad, India
System Name MRE-grade Potato
Processor Intel Core i7-4770K
Motherboard ASUS Z97-A
Cooling Xigmatek Aegir CPU Cooler
Memory 2x 8GB Kingston HyperX Beast DDR3-1866
Video Card(s) 2x ZOTAC GeForce GTX 970
Storage ADATA SU800 512GB + Intel SSD320 120GB + Patriot WildFire 120GB
Display(s) Samsung U28D590 28-inch 4K UHD
Case Cooler Master CM690 1st Gen
Audio Device(s) Creative Sound Blaster Recon3D PCIe
Power Supply Corsair HX850W
Mouse Razer Abyssus
Keyboard Microsoft Sidewinder X4
Software Windows 10 Pro
#1
Xilinx, Inc. and Micron Technology, Inc., today announced the first public hardware demonstration of an FPGA interfacing with RLDRAM 3 memory, a new and emerging memory standard for high-end networking applications such as packet buffering and inspection, linked lists, and lookup tables. Operating with Virtex-7 and Kintex-7 FPGAs at data rates up to 1600 megabits per second (Mb/s), Micron's high-performance RLDRAM 3 memory combines high density, high bandwidth and fast SRAM-like random access to enable a 60 percent higher data rate and memory bandwidth compared to that of the previous generation (Virtex-6 FPGAs/RLDRAM2 memory standard). RLDRAM 3 memory enables 40G and 100G networking systems that require higher speed, higher density, lower power and lower latency.

Virtex-7 and Kintex-7 FPGAs are designed with the necessary IO standards and architectural components for optimal interfacing with RLDRAM 3, providing a significant boost to system performance for high-performance wireless and wired networking systems. RLDRAM 3 memory uses innovative circuit design to minimize the time between the beginning of an access cycle and the instant that the first data is available. Ultra-low bus turnaround time enables higher sustainable bandwidth with near-term balanced read-to-write ratios.

"The new RLDRAM 3 interface is ideal for Xilinx and Micron's mutual customers in the high-end networking space who require higher speed, higher density, lower power and lower latency," said Derek Curd, technical marketing manager at Xilinx. "The RLDRAM 3 hardware demonstration shows how we're able to achieve a much more efficient transfer of network data."

A video of the new Virtex-7 FPGA and Micron RLDRAM 3 memory interface solution from Xilinx and Micron can be viewed below.

<object id="flashObj" width="486" height="412"><param name="movie" value="http://c.brightcove.com/services/viewer/federated_f9?isVid=1" /><param name="bgcolor" value="#FFFFFF" /><param name="flashVars" value="videoId=1496504430001&playerID=17736706001&playerKey=AQ~~,AAAABAHLGok~,a3rQal6KQNt2gyHL5TYZhItNGUL0dPqo&domain=embed&dynamicStreaming=true" /><param name="base" value="http://admin.brightcove.com" /><param name="seamlesstabbing" value="false" /><param name="allowFullScreen" value="true" /><param name="swLiveConnect" value="true" /><param name="allowScriptAccess" value="always" /><embed src="http://c.brightcove.com/services/viewer/federated_f9?isVid=1" bgcolor="#FFFFFF" flashVars="videoId=1496504430001&playerID=17736706001&playerKey=AQ~~,AAAABAHLGok~,a3rQal6KQNt2gyHL5TYZhItNGUL0dPqo&domain=embed&dynamicStreaming=true" base="http://admin.brightcove.com" name="flashObj" width="486" height="412" seamlesstabbing="false" type="application/x-shockwave-flash" allowFullScreen="true" swLiveConnect="true" allowScriptAccess="always" pluginspage="http://www.macromedia.com/shockwave/download/index.cgi?P1_Prod_Version=ShockwaveFlash"></embed></object>

"Xilinx has been a longtime partner of Micron, going back to the early definition efforts of RLDRAM 3 memory," said Robert Feurle, vice president of Micron's DRAM marketing. "Together, we welcome the ability to demonstrate and deliver performance advantages of RLDRAM 3 with the latest Virtex-7 and Kintex-7 families."