Intel "Nova Lake-S" Platform and 8,000 MT/s Memory Configuration Leaks

[AleksandarK]

Intel appears set to retain its familiar 48 PCIe lanes while delivering a significant memory speed boost with the upcoming "Nova Lake‑S" desktop platform. Hardware leakers have shared fresh details indicating that Intel will allocate 24 PCIe 5.0 lanes directly from the CPU, with an additional four DMI Gen 5 lanes connecting to the chipset. The chipset itself will provide eight PCIe 5.0 lanes alongside sixteen PCIe 4.0 lanes, matching the total lane count of current-generation parts. For storage and peripherals, the new platform will support eight SATA 3.0 ports along with a wide assortment of USB options. Fourteen USB 2.0 ports will cover legacy devices, while five USB 3.2 ports at 20 Gbps, 10 at 10 Gbps, and 10 more at 5 Gbps. The CPU's PCIe lanes can be configured in multiple ways to suit different use cases: one 16-lane slot paired with two 4-lane connections, two 8-lane slots plus two additional 4-lane links, or a four-by-four configuration supplemented by two extra 4-lane connections.

Memory support is where Nova Lake‑S will shine. Whereas the current Arrow Lake-S lineup handles DDR5-6400 natively and may reach 9200 MT/s when overclocked, Nova Lake-S will offer 8000 MT/s out of the box in a one-DIMM per channel, single-rank configuration. This enhancement is expected to provide a performance boost for data-intensive tasks and games, where the rumored 52-core top-of-the-line SKU will need all the possible bandwidth to feed so many cores. A new LGA 1954 CPU socket and motherboard design will be required, although it remains unclear whether the improved memory speed stems from a redesigned on-die integrated memory controller or advanced motherboard trace layouts and power delivery systems. Partners have received preliminary specifications, but no engineering samples or motherboard prototypes have appeared in public benchmarks or regulatory filings as of yet.



View at TechPowerUp Main Site | Source

 

[ncrs]

The chipset configuration looks unusual. Only 4x DMI 5.0 when Arrow Lake had 8x DMI 4.0, so the bandwidth is the same? At the same time the chipset gets upgraded to PCIe 5.0.
Since previous Intel chipsets had lanes that could be allocated dynamically I'm assuming it's either 8x PCIe 5.0 or 16x PCIe 4.0 from the chipset. As well as 8x SATA or 8x PCIe 4.0 and either 5x USB 3.2 20G or 10x USB 3.2 10G just like in Z890.
Otherwise there wouldn't be enough bandwidth in DMI?

 

[Yashyyyk]

The chipset configuration looks unusual. Only 4x DMI 5.0 when Arrow Lake had 8x DMI 4.0, so the bandwidth is the same? At the same time the chipset gets upgraded to PCIe 5.0.
Since previous Intel chipsets had lanes that could be allocated dynamically I'm assuming it's either 8x PCIe 5.0 or 16x PCIe 4.0 from the chipset. As well as 8x SATA or 8x PCIe 4.0 and either 5x USB 3.2 20G or 10x USB 3.2 10G just like in Z890.
Otherwise there wouldn't be enough bandwidth in DMI?

likewise, I was hoping for more

nice to get more lanes otherwise though

 

[efikkan]

I wonder how many of those 1954 socket pins are "wasted" on too much USB. Just imagine if they provided more PCIe lanes instead, allowing the user to decide for themselves.