1. Welcome to TechPowerUp Forums, Guest! Please check out our forum guidelines for info related to our community.

TSMC 16 NM Questions

Discussion in 'General Hardware' started by TheBrainyOne, Mar 31, 2014.

  1. TheBrainyOne

    TheBrainyOne

    Joined:
    Mar 30, 2014
    Messages:
    105 (0.92/day)
    Thanks Received:
    91
    Location:
    India
    So I just came to know that TSMC 16 NM FinFET is launching next year. I was initially confused as to how TSMC was transitioning so quickly from 20 NM planar to 16 NM FinFET. Then I read that "16 NM FinFET" is actually 20 NM FinFET and TSMC is calling it 16 NM for some stupid reason.
    So far it was easy albeit stupid.

    Then I read that after 16 NM FinFET comes 16 NM FinFET Turbo/Plus and after that there will be an "even better" 16 NM FinFET. So now I am confused as to what the hell are these FinFET+ and "even better" FinFET things. Any help?
    blanarahul says thanks.
  2. Hilux SSRG

    Hilux SSRG

    Joined:
    May 1, 2012
    Messages:
    867 (1.07/day)
    Thanks Received:
    133
    Location:
    New Jersey, USA
    Never trust TSMC and their product timelines, they change dates so often when being quoted in articles.

    I would think the FinFET Turbo/Plus terms are some advancements to the 20nm process? Better efficiencies?
  3. BiggieShady

    BiggieShady

    Joined:
    Feb 8, 2012
    Messages:
    933 (1.04/day)
    Thanks Received:
    307
    Location:
    Zagreb, Croatia
    [​IMG]
    The thing is the fins get narrower at the top so 20 nm wide fin at the base is 16 nm wide at the top ... it's great for marketing
    Vario, blanarahul and TheBrainyOne say thanks.
  4. TheBrainyOne

    TheBrainyOne

    Joined:
    Mar 30, 2014
    Messages:
    105 (0.92/day)
    Thanks Received:
    91
    Location:
    India
    Does Intel does this too?? If not, any non-marketing related reasons for the trapezoidal design??
    Last edited: Mar 31, 2014
    blanarahul says thanks.
  5. BiggieShady

    BiggieShady

    Joined:
    Feb 8, 2012
    Messages:
    933 (1.04/day)
    Thanks Received:
    307
    Location:
    Zagreb, Croatia
    There was a great deal of research to make production cheaper from intel's original design. Some variants of process give more rectangular fins and other trapezoidal fins ... marketing comes afterwards ... they are simply 'calling' the design 16 nm by measuring different areas from one transistor to the other.
    blanarahul and TheBrainyOne say thanks.
  6. Devon68

    Devon68

    Joined:
    Jan 25, 2014
    Messages:
    567 (3.19/day)
    Thanks Received:
    210
    Well if you had brought up TSMC then read this:
    http://www.game-debate.com/news/?ne...ia 20nm Maxwell GPUs Delayed Until Early 2015
    short version:

    Rumours are circulating that Nvidia has hit a snag with its 20nm Maxwell GPU production, because the Taiwan Semiconductor Manufacturing Company (TSMC) is not ready for the new process.

    Sources at SweClockers are claiming that while the TSMC have begun producing the new GPUs, large scale production for the 20nm process, which could see the debut of Nvidia’s full Maxwell architecture range pushed back until late 2014 or even early 2015…
    blanarahul and TheBrainyOne say thanks.
  7. TheBrainyOne

    TheBrainyOne

    Joined:
    Mar 30, 2014
    Messages:
    105 (0.92/day)
    Thanks Received:
    91
    Location:
    India
    Any ideas which variant of the design is better from performance/watt and performance/dollar perspective??
    blanarahul says thanks.
  8. TheBrainyOne

    TheBrainyOne

    Joined:
    Mar 30, 2014
    Messages:
    105 (0.92/day)
    Thanks Received:
    91
    Location:
    India
    Full Maxwell = GM110??
    blanarahul says thanks.
  9. 64K

    64K

    Joined:
    Mar 13, 2014
    Messages:
    225 (1.72/day)
    Thanks Received:
    75

    I was reading an article earlier that said Nvidia has changed the road map. Unified memory is no longer going to be a feature for Maxwell but is being pushed back until 2016 with Pascal. Volta has been replaced my Pascal. We already know that with the 28 nm GPUs that Maxwell is going to be good with performance per watt so I expect that when the 20 nm GM110 finally does get to market and if they make it a 250 watt TDP then it should be quite powerful but it doesn't surprise me that they are having problems at 20 nm. TSMC had yield problems with Kepler at 28 nm at first too.
  10. BiggieShady

    BiggieShady

    Joined:
    Feb 8, 2012
    Messages:
    933 (1.04/day)
    Thanks Received:
    307
    Location:
    Zagreb, Croatia
    [​IMG]
    The leakage in the tapered fin is 17% lower than in the rectangular fin (source)
    Less leakage means less power needed and better clocks are possible, so tapered fins are better for performance/watt.
    As for performance/dollar, don't worry about that - they always manage to price the chips 'accordingly' :D
    Last edited: Mar 31, 2014
    Vario, blanarahul, rokazs1 and 2 others say thanks.
  11. TheBrainyOne

    TheBrainyOne

    Joined:
    Mar 30, 2014
    Messages:
    105 (0.92/day)
    Thanks Received:
    91
    Location:
    India
    "The 15 nm wide rectangular fin has 24% higher on-current than for the tapered fin."

    Doesn't this affect performance??
    blanarahul says thanks.
  12. TheBrainyOne

    TheBrainyOne

    Joined:
    Mar 30, 2014
    Messages:
    105 (0.92/day)
    Thanks Received:
    91
    Location:
    India
    blanarahul says thanks.
  13. Steevo

    Steevo

    Joined:
    Nov 4, 2005
    Messages:
    8,111 (2.55/day)
    Thanks Received:
    1,125
    The whole point of smaller processes is smaller semiconductor wiring to reduce the capacitance of the material that is switching, meaning a faster roll off (voltage state change) and faster charge up with less voltage, also meaning less heat and higher clocks.

    More transistors in a given area that can feed stability off a power point coming through the layers means less space spent on support structure and more on working parts.

    The plus transistor is a unknown other than they may have been able to improve the switching, leakage, or other performance states of the silicon.
    TheBrainyOne says thanks.
    10 Million points folded for TPU
  14. BiggieShady

    BiggieShady

    Joined:
    Feb 8, 2012
    Messages:
    933 (1.04/day)
    Thanks Received:
    307
    Location:
    Zagreb, Croatia
    They are talking about the SRAM cell size that consists out of 6 transistors :
    [​IMG]
    With Fin-FETs one transistor can have multiple fins and also one fin can have multiple transistors. In the SRAM cell two transistors have 2 fins.
    What you have read is that chip manufacturers don't have to move to a smaller node to reduce the cell size, they can change the fin configuration (have transistors with less fins or share fins between transistors) and the new 'plus' transistor allows just that (or so they claim).
    Nanyast and TheBrainyOne say thanks.
  15. BiggieShady

    BiggieShady

    Joined:
    Feb 8, 2012
    Messages:
    933 (1.04/day)
    Thanks Received:
    307
    Location:
    Zagreb, Croatia
    I tried
    TheBrainyOne says thanks.
  16. TheBrainyOne

    TheBrainyOne

    Joined:
    Mar 30, 2014
    Messages:
    105 (0.92/day)
    Thanks Received:
    91
    Location:
    India
    Uh, sorry. Didn't read your post carefully.


    I guess this thread should be closed now. I haven't studied enough (yet) to understand what all these technical terms mean, so there is no point in continuing this thread.
    Last edited: Apr 1, 2014
    blanarahul says thanks.
  17. micropage7

    micropage7

    Joined:
    Mar 26, 2010
    Messages:
    5,581 (3.53/day)
    Thanks Received:
    1,281
    Location:
    Jakarta, Indonesia
    its getting too technical
    16nm like when moving from 40nm to 32nm, it offers lower power consumption and better performance
    with moving to 16nm, you can put more transistors in the same area without risking it will eat much power and giving higher hear
    but the smaller. the risk of broken transistor may higher too
  18. Steevo

    Steevo

    Joined:
    Nov 4, 2005
    Messages:
    8,111 (2.55/day)
    Thanks Received:
    1,125
    The risk of flaws in the silicon that will not allow operation of the deposited/etch layer is higher, flaws are the same size, but the fins get smaller and the flaw occludes more of them.
    10 Million points folded for TPU
  19. Nanyast New Member

    Joined:
    May 1, 2014
    Messages:
    1 (0.01/day)
    Thanks Received:
    0
    What is the difference between FinFET Turbo and FinFET Plus terms?
  20. Solaris17

    Solaris17 Creator Solaris Utility DVD

    Joined:
    Aug 16, 2005
    Messages:
    17,066 (5.23/day)
    Thanks Received:
    3,501
    Location:
    Florida
    Finfet Turbo is supposed to be another branch off of the 16nm finfet but it is just a rumor right now.

Currently Active Users Viewing This Thread: 1 (0 members and 1 guest)

Share This Page