• Welcome to TechPowerUp Forums, Guest! Please check out our forum guidelines for info related to our community.
  • The forums have been upgraded with support for dark mode. By default it will follow the setting on your system/browser. You may override it by scrolling to the end of the page and clicking the gears icon.

JEDEC Publishes Release 6 of the DDR3 SPD Standard

btarunr

Editor & Senior Moderator
Staff member
Joined
Oct 9, 2007
Messages
47,777 (7.41/day)
Location
Dublin, Ireland
System Name RBMK-1000
Processor AMD Ryzen 7 5700G
Motherboard Gigabyte B550 AORUS Elite V2
Cooling DeepCool Gammax L240 V2
Memory 2x 16GB DDR4-3200
Video Card(s) Galax RTX 4070 Ti EX
Storage Samsung 990 1TB
Display(s) BenQ 1440p 60 Hz 27-inch
Case Corsair Carbide 100R
Audio Device(s) ASUS SupremeFX S1220A
Power Supply Cooler Master MWE Gold 650W
Mouse ASUS ROG Strix Impact
Keyboard Gamdias Hermes E2
Software Windows 11 Pro
JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced the publication of Release 6 of the DDR3 Serial Presence Detect (SPD) document. The updated standard, SPD4_01_02_11: SPD Annex K - Serial Presence Detect (SPD) for DDR3 SDRAM Modules (Release 6), describes new memory timing parameters and enables higher capacity memory modules, and may be downloaded free of charge from the JEDEC website.

"The DDR3 memory module market is in its full stride, with new applications pushing the technology into an ever-widening array of offerings, and the Serial Presence Detect is a reliable and consistent way to document the features of these new modules so that system software can tune system performance," said Mian Quddus, Chairman of JEDEC's JC-45 Committee for Dynamic Random Access Memory (DRAM) Modules. He added, "This release of the DDR3 SPD standard adds support for memory modules with up to 8 ranks of DDR3 SDRAMs, enabling 64GB per slot using mainstream 4Gb memory chips."

JEDEC's JC-45 Committee for Memory Modules developed the SPD standard in conjunction with the development of the new module types with the objective of enabling performance optimizations based on the characteristics of the DDR3 memories used on each module. SPDs are present on all JEDEC DRAM modules. Parameters such as storage capacity, speed, voltages supported, and the presence of thermal sensors allow systems to configure systems dynamically by reading the SPD on each module at initialization time.

Modules using the new parameters in DDR3 SPD document release 6 will be released over the coming year. System software can detect the availability of new information by examining the SPD revision code programmed onto each module.

View at TechPowerUp Main Site
 
Back
Top