• Welcome to TechPowerUp Forums, Guest! Please check out our forum guidelines for info related to our community.
  • The forums have been upgraded with support for dark mode. By default it will follow the setting on your system/browser. You may override it by scrolling to the end of the page and clicking the gears icon.

Error detection DDR5?

Joined
Jan 5, 2006
Messages
18,584 (2.63/day)
System Name AlderLake
Processor Intel i7 12700K P-Cores @ 5Ghz
Motherboard Gigabyte Z690 Aorus Master
Cooling Noctua NH-U12A 2 fans + Thermal Grizzly Kryonaut Extreme + 5 case fans
Memory 32GB DDR5 Corsair Dominator Platinum RGB 6000MT/s CL36
Video Card(s) MSI RTX 2070 Super Gaming X Trio
Storage Samsung 980 Pro 1TB + 970 Evo 500GB + 850 Pro 512GB + 860 Evo 1TB x2
Display(s) 23.8" Dell S2417DG 165Hz G-Sync 1440p
Case Be quiet! Silent Base 600 - Window
Audio Device(s) Panasonic SA-PMX94 / Realtek onboard + B&O speaker system / Harman Kardon Go + Play / Logitech G533
Power Supply Seasonic Focus Plus Gold 750W
Mouse Logitech MX Anywhere 2 Laser wireless
Keyboard RAPOO E9270P Black 5GHz wireless
Software Windows 11
Benchmark Scores Cinebench R23 (Single Core) 1936 @ stock Cinebench R23 (Multi Core) 23006 @ stock
All DDR5 memory will have on-die ECC, which provides error detection and correction before sending data to a CPU.

However if I check my DDR5 memory in Aida64:
It says: "Error Detection Method None" ?
Screenshot 2022-08-08 125806.png
 
Last edited:
I think the reason for it is because the error correction is internal to the module. All the PC sees is non error corrected RAM.
 
Come on, we've been through this several times since we first heard of DDR5. Only server and workstation memory will have full ECC, the kind that can compare to every prior generation of ECC.
Kind of. From what I can gather and understand, there are 8 additional bits of ECC memory for each 32 bits of user memory, and they are used to detect flipped bits. Not sure if this is mandatory or optional. This is how manufacturers counter the increase in bit errors due to process shrinking, and Linus' words "because they finally owned up to the fact that they absolutely have to" refer to just that.

ECC on the memory bus, however, is NOT mandatory even in DDR5, so system without it will not be able to detect errors that occur when the data is moving.
 
I understood the ECC on DDR5 was worded as an 'increase' in error correction not the same as 'Full ECC'.
 
Back
Top