• Welcome to TechPowerUp Forums, Guest! Please check out our forum guidelines for info related to our community.

Intel Releases Compute Express Link (CXL) 1.0, New Interconnect Protocol that Enables PCIe gen 5.0

btarunr

Editor & Senior Moderator
Staff member
Joined
Oct 9, 2007
Messages
47,674 (7.43/day)
Location
Dublin, Ireland
System Name RBMK-1000
Processor AMD Ryzen 7 5700G
Motherboard Gigabyte B550 AORUS Elite V2
Cooling DeepCool Gammax L240 V2
Memory 2x 16GB DDR4-3200
Video Card(s) Galax RTX 4070 Ti EX
Storage Samsung 990 1TB
Display(s) BenQ 1440p 60 Hz 27-inch
Case Corsair Carbide 100R
Audio Device(s) ASUS SupremeFX S1220A
Power Supply Cooler Master MWE Gold 650W
Mouse ASUS ROG Strix Impact
Keyboard Gamdias Hermes E2
Software Windows 11 Pro
Intel has been working on CXL, short for Compute Express Link gen 1, for over four years new. This new interconnect protocol was donated to a new consortium of tech companies for release as a the CXL 1.0 standard. Its protocol layer will pave the way for PCI-Express gen 5.0 to sustain its bandwidth growth target of being twice as fast as PCIe gen 4.0. CXL 1.0 is out to compete with other established PCIe-alternative slot standards such as NVLink from NVIDIA, and InfinityFabric from AMD. It has one killer advantage, though: the CXL 1.0 is pin-compatible and backwards-compatible with PCI-Express, and uses PCIe physical-layer and electrical interface.

This reduces hardware upgrade costs for data-centers. CXL maintains memory coherency between the CPU's memory-space and memory on installed devices. The CXL Consortium, or SIG, includes data-center and cloud-computing giants, including Alibaba, Cisco, DellEMC, Facebook, Google, HPE, Huawei, Microsoft, and of course Intel. CXL will be used bot as a socketed/slotted interface for add-on cards and GPU boards, and as an embedded interface. We estimate bandwidth of CXL to be 32 Gbps per lane, or four times that of PCIe gen 3.0, keeping in line with PCIe gen 5.0 bandwidth growth estimates.



View at TechPowerUp Main Site
 
Surly Intel must release news to over shine AMD and say that they are working on PCIe 5.0 :) no matter if it is an interconnect as long it is better than AMD
 
Surly Intel must release news to over shine AMD by saying that they are working on PCie 5.0 :) no matter if it is an interconnect as long it is better than AMD

I mean this isnt the same as the CPU war, so I'm not sure why you would state it like this. Intel like it or not has been one of the leaders of the PCI-E consortium since its inception. Its not like its a pissing contest either. Other companies also take part.

Try not to take it out of context.
 
I mean this isnt the same as the CPU war, so I'm not sure why you would state it like this. Intel like it or not has been one of the leaders of the PCI-E consortium since its inception. Its not like its a pissing contest either. Other companies also take part.

Try not to take it out of context.

I am sorry if i am wrong BUT did i really take it out of context, what i can see it is an interconnect/PHY to the CPU or am i wrong.

This is a picture from your news article, to me it looks like a very integrate part of the on going CPU war.

6ICh3CkppBwUo3x2.jpg


AMD just upped the CPU war with going all PCIe 4.0 and now Intel already is flexing it's muskels with PCIe 5.0 saying it is better than AMD.

It is not only core count that is important in the raging CPU war, PCIe is also an extremely important part of the CPU.
 
I am sorry if i am wrong BUT did i really take it out of context, what i can see it is an interconnect/PHY to the CPU or am i wrong.
CXL and InfinityFabric are in different classes, not competing directly.
AMD just upped the CPU war with going all PCIe 4.0 and now Intel already is flexing it's muskels with PCIe 5.0 saying it is better than AMD.
Everyone knew PCIe 4.0 is coming this year for a long time. It will in both AMD and Intel platforms. It's not our fault that you base your PC knowledge on AMD adverts...

Intel is simply providing a necessary solution for next get servers. As you can see, this is not an idea they came up with and try to force (like Optane or Thunderbolt 3). It was created with some of the biggest names in the server business.
Despite all the hate on forums like this one, Intel is actually a very professional company, very keen to cooperate with others.

AMD made their own interconnect, which isn't bad, but which has minimal market penetration after 2 years. They could have made it together with Dell or someone, but it was a great secret until the end.
In case you forgot, AMD has a history of this kind of secret projects. Go back 2 years, to Ryzen launch, and remind yourself how AMD treats their motherboard and cooler partners. :)
It is not only core count that is important in the raging CPU war, PCIe is also an extremely important part of the CPU.
Of course. And Intel-lead consortium has just given us the next big standard for servers.
This is how you fight for market dominance in the enterprise segment - not with cores and funky boxes.
 
It's hardly a standard, CCIX & Gen Z are already clamoring for the crown with AMD & ARM, among many others, throwing their weight behind these two.
 
It's hardly a standard, CCIX & Gen Z are already clamoring for the crown with AMD & ARM, among many others, throwing their weight behind these two.

Yup, Intel is the only one behind this besides cryway hardware wise and even then cryway supports ccix.

Also notb, might want to do a bit of reading on what IF actually is before you jump on someone and flaunt how little you know.
CXL like IF is a protocol across pcie... they are actually quite similar in function... IF is just a bit more flexible.
 
Back
Top