Report an Error

AMD Opteron 4376 HE

8
Cores
8
Threads
65 W
TDP
2.6 GHz
Frequency
3.6 GHz
Boost
Seoul
Codename
Socket C32
Socket
AMD Socket C32
AMD Socket C32
The AMD Opteron 4376 HE is a server/workstation processor with 8 cores, launched in December 2012. It is part of the Opteron lineup, using the Seoul architecture with Socket C32. To further increase overall system performance, up to two Opteron 4376 HE CPUs can link up in a multi-processor (SMP) configuration. Opteron 4376 HE has 8 MB of L3 cache and operates at 2.6 GHz by default, but can boost up to 3.6 GHz, depending on the workload. AMD is building the Opteron 4376 HE on a 32 nm production process using 1,200 million transistors. The multiplier is locked on Opteron 4376 HE, which limits its overclocking capabilities.
With a TDP of 65 W, the Opteron 4376 HE consumes typical power levels for a modern PC. AMD's processor supports DDR3 memory. This processor lacks integrated graphics, you might need a graphics card.
Hardware virtualization is available on the Opteron 4376 HE, which greatly improves virtual machine performance. Programs using Advanced Vector Extensions (AVX) will run on this processor, boosting performance for calculation-heavy applications.

Physical

Socket: AMD Socket C32
Process Size: 32 nm
Transistors: 1,200 million
Die Size: 315 mm²
Package:

Processor

Market: Server/Workstation
Production Status: unknown
Release Date: Dec 4th, 2012
Part#: OS4376OFU8KHK

Performance

Frequency: 2.6 GHz
Turbo Clock: up to 3.6 GHz
Base Clock: 200 MHz
Multiplier: 13.0x
Multiplier Unlocked: No
TDP: 65 W

Architecture

Codename: Seoul
Generation: Opteron
(Seoul)
Memory Support: DDR3
ECC Memory: No

Core Config

# of Cores: 8
# of Threads: 8
SMP # CPUs: 2
Integrated Graphics: N/A

Cache

Cache L1: 384 KB
Cache L2: 8 MB
Cache L3: 8 MB (shared)

Features

  • MMX
  • SSE
  • SSE2
  • SSE3
  • SSSE3
  • SSE4.1
  • SSE4.2
  • SSE4a
  • AMD64
  • AMD-V
  • AES
  • AVX
  • CLMUL
  • CVT16
  • EVP
  • FMA4
  • FMA3
  • XOP

Notes

16KB L1 data cache per core.
64KB L1 instruction cache shared per two cores (per module).
2MB L2 cache shared per two cores (per module).
May 11th, 2024 00:59 EDT change timezone

New Forum Posts

Popular Reviews

Controversial News Posts