TwinMOS Twister PC3200 BH-5 Review 8

TwinMOS Twister PC3200 BH-5 Review

(8 Comments) »

Introduction

First we would like to thank TwinMOS Germany für supplying us with the tested memory.

TwinMOS is returning Winbond BH-5 to the Market with the Twister BH-5. This memory excels by having low latencies of 2-2-2-5 and an acceptable price. Like all memory in the Twister Series, the modules are designed to meet the requirements of power hungry customers. The orange Heatspreaders and the Twister writing are common for all sticks in this series.

Winbond UTT BH-5

Everbody who knows a bit about memory should know about Winbond BH-5. Those chips were designed for low latencies, and with enough Voltage they can run them stable at 250 MHz or even more. According to Winbond, the old BH-5 were specified for up to 3.6V, which means that, in theory, the new chips should not be harmed by this Voltage either. UTT means UnTesTed; BH the manufacturing process (0.175µm); 5 for 5 ns (1000/5ns = 200 MHz).
After a long break Winbond is finally producing memory chips again. TwinMOS relabels the chips, like all other competitors as well, because they are sold only as Blank Chips (no writings on them).

Specification
Clock Speeds:200MHz
CAS Latency (Tcl)2
RAS-to-CAS Delay (Trcd)2
RAS Precharge (Trp)2
Cycle Time5
Voltage2.6V +/- 0.2V
PackageTSOP




Here you can see the system we tested on.

Test System
CPU:AMD Athlon64 3200+ (S939; 512KB; Winchester)
Motherboard:DFI Lanparty nForce4 SLI-D
Memory:TwinMOS Twister PC3200 BH-5
Video Card:2x Pine XFX 6800 GT SLI @ 450/1200
Harddisk:2x 74GB WD Raptor RAID 0
Power Supply:OCZ ADJ 520W
Software:Windows XP SP2, Forceware 76.44

All parts are selected with high performance and good overclockability in mind to reach high test results. We used BIOS 310p for the DFI Lanparty nForce4 SLI-D.
All AlphaTimings in the Bios are set to auto, except for:
  • CPC - Enabled
  • DRAM bank Interleaving - Enabled
  • Idle Cycle Limit - 256
  • Dynamic Counter - Disabled
  • R/W Queue Bypass - 16x
  • Bypass Max - 07x.
  • TRAS always at 7, this gives highest memory bandwith when used with the Integrated Memory Controller (IMC) of the Athlon64.

Testing

TwinMOS Twister PC3200 BH-5
CPU Clock &
Memory Ratio
Memory
Speed
Memory
Timings
Everest
Read
Everest
Write
Everest
Latency
Quake 3
Timedemo
3DMark
2001SE
SuperPi
Mod 1M
10 x 200 1:1200 MHz2-2-2-7 2.6V5637 MB/s2317 MB/s45.7 ns326.9 FPS2545041.8s
10 x 224 1:1224 MHz2-2-2-7 2.8V6247 MB/s2552 MB/s40.8 ns362.1 FPS2771437.8s
10 x 243 1:1243 MHz2-2-2-7 3.1V6767 MB/s2768 MB/s37.6 ns393.3 FPS2941034.9s
10 x 252 1:1252 MHz2-2-2-7 3.3V7069 MB/s2890 MB/s37.2 ns406.2 FPS3031433.9s

Very good results, but a motherboard with enough VDIMM is required.
Reduced latencies did not give much overclocking headroom. This shows, that this memory is designed for low latencies. Faster than DDR500 with tight timings is very fast, compared to 2.5-3-3-7. In the factory, the SPD Timings were set to the correct values of 2-2-2-5 (we changed Tras to 7).


SuperPi - 252MHz @ 2-2-2-7 - 2520MHz

Our Patreon Silver Supporters can read articles in single-page format.
Discuss(8 Comments)
Apr 26th, 2024 08:13 EDT change timezone

New Forum Posts

Popular Reviews

Controversial News Posts