Report an Error

Longsys FORESEE ORCA 4836 Pro 1.9 TB

1.9 TB
Capacity
NVMe3108
Controller
TLC
Flash
PCIe 4.0 x4
Interface
U.2
Form Factor
Front
SSD Controller
Controller
NAND Die
NAND Die
The Longsys FORESEE ORCA 4836 Pro is a solid-state drive in the U.2 form factor, launched in January 2023. It is available in capacities ranging from 1.9 TB to 7.5 TB. This page reports specifications for the 1.9 TB variant. With the rest of the system, the Longsys FORESEE ORCA 4836 Pro interfaces using a PCI-Express 4.0 x4 connection. The SSD controller is the PM8640 NVMe3108 Edison from Microchip Flashtech Microsemi, a DRAM cache chip is available. Longsys has installed 128-layer TLC NAND flash on the FORESEE ORCA 4836 Pro, the flash chips are made by YMTC. Thanks to support for the fast PCI-Express 4.0 interface, performance is excellent. The FORESEE ORCA 4836 Pro is rated for sequential read speeds of up to 6,800 MB/s and 2,600 MB/s write; random IOPS reach up to 740K for reads and 130K for writes.
The SSD's price at launch is unknown. The warranty length is set to five years, which is an excellent warranty period. Longsys guarantees an endurance rating of 3504 TBW, a high value.

Solid-State-Drive

Capacity: 1.9 TB (1920 GB)
Variants: 1.9 TB 3.8 TB 7.5 TB
Overprovisioning: 6403.9 GB / 358.1 %
Production: Active
Released: Jan 2023
Part Number: Unknown
Market: Enterprise

Physical

Form Factor: U.2
Interface: PCIe 4.0 x4
Protocol: NVMe 1.4
Power Draw: 5.0 W (Idle)
14.0 W (Avg)
Unknown (Max)

Controller

Manufacturer: Microchip Flashtech Microsemi
Name: PM8640 NVMe3108 Edison
Architecture: ARM 64-bit Cortex-A53 + CoreLink CCN-502 + CoreLink GIC-500
Core Count: 6-Core
Foundry: TSMC FinFET
Process: 16 nm
Flash Channels: 8 @ 1,200 MT/s
Chip Enables: 16
Controller Features: DRAM (enabled)

NAND Flash

Manufacturer: YMTC
Name: Xtacking 2.0 (CDT1B)
Type: TLC
Technology: 128-layer
Speed: 1600 MT/s
Capacity: Unknown
ONFI: 4.1
Topology: Charge Trap
Die Size: 60 mm²
(8.5 Gbit/mm²)
Planes per Die: 4
Decks per Die: 2
Word Lines: 141 per NAND String
90.8% Vertical Efficiency
Read Time (tR): 50 µs
Program Time (tProg): 620 µs
Block Erase Time (tBERS): 9.0 ms
Die Read Speed: 1280 MB/s
Die Write Speed: 70 MB/s
Endurance:
(up to)		 3000 P/E Cycles
Page Size: 16 KB
Block Size: 2304 Pages
Plane Size: 1980 Blocks

DRAM Cache

Type: DDR4
Capacity: Unknown

Performance

Sequential Read: 6,800 MB/s
Sequential Write: 2,600 MB/s
Random Read: 740,000 IOPS
Random Write: 130,000 IOPS
Endurance: 3504 TBW
Warranty: 5 Years
MTBF: 2.0 Million Hours
Drive Writes Per Day (DWPD): 1.0
Write Cache: N/A

Features

TRIM: Yes
SMART: Yes
Power Loss Protection: Yes
Encryption:
  • Unknown
RGB Lighting: No
PS5 Compatible: No

Notes

NAND Die:

Read Time (tR): Maximum is 50 µs, typical is lower
Typical Program Time (tPROG): 620 µs
Maximum Program Time (tPROG): Maximum is 910 µs
Block Erase Time (tBERS): Maximum is 20 ms, typical is lower
Array Eficiency of over 92%
YMTC 128L Xtacking 2.0 cell architecture consists of two decks connected through deck-interface buffer layer which is the same process with KIOXIA 112L BiCS 3D NAND structure. Cell size, CSL pitch, and 9-hole VC layouts keep the same design and dimension (horizontal/vertical WL and BL pitches) with previous 64L Xtacking 1.0 cell. Total number of gates is 141 (141T) including selectors and dummy WLs for the TLC operation.
This layout has a 1x 4 Plane layout, each one lineup side by side
Nov 10th, 2024 14:46 EST change timezone

Latest GPU Drivers

New Forum Posts

Popular Reviews

Controversial News Posts