News Posts matching #Program/Erase

Return to Keyword Browsing

Transcend Empowers Smart Applications With The New U.2 NVMe SSD UTE210T

Transcend Information (Transcend), a leading manufacturer of embedded memory products, is proud to release the latest U.2 NVMe SSD, the UTE210T. Designed for generative AI, high-performance computing (HPC), and big data analytics, this powerful SSD is built with the 112-layer 3D NAND flash, an 8-channel controller, and a PCIe Gen 4x4 interface. Experience high speeds, low latency, and minimal power consumption with your systems, but most of all, enjoy sequential R/W speeds of up to 7,200/6,500 MB/s and stable and reliable system performance that supports various applications of use.

Compliant with the NVMe 1.4 specification, Transcend's UTE210T comes bundled with a U.2 connector, enabling the drive to configure the PCIe interface with the U.2 backplane, ultimately enhancing transfer stability without compromising your servers. To address the demanding workloads associated with AI, its built-in DRAM provides exceptional random read speeds, which not only reduces NAND flash Program/Erase cycles (P/E cycles), but effectively extends drive lifespan to help manage a wide range of workloads. The UTE210T comes with up to 8 TB of storage capacity, ensuring servers and data centers are able to process vast amounts of data without compromising system performance.

Toshiba's 768 Gb 3D QLC NAND Flash to Match TLC's Program/Erase Cycles

Not all news coming out of Toshiba is bad or somewhat bad. The Japanese giant still is one of the biggest players in the NAND semiconductor business, no matter the recent woes. Even more recently, though, Toshiba announced they had developed quadruple level cell NAND memory, which should improve density and, therefore, reduce the price/GB ratio on future consumer products, such as SSDs. However, each increase in the number of cell levels bring concerns regarding not only performance, but especially durability, since a higher number of states per cell increases the voltage steps that are applied to it (SLC NAND dealt with two voltage states, MLC with four, TLC with eight voltage states, and QLC will handle 16 of these.) This tends to make errors more common, and the cell's longevity to be compromised due to the amount of variation in its states, which means more powerful error correction techniques must be employed.
According to Toshiba, its 3D QLC NAND targets around ~1000 program/erase cycles, which is close to TLC NAND flash. This is considerably higher than the amount of P/E cycles (100 - 150) expected for QLC by the industry, which means the company has achieved what many thought difficult. Toshiba has begun sampling of its 3D QLC NAND memory devices earlier this month. everything points to mass production on late 2018, early 2019, though, which means we still have a long way to go until we see this technology implemented. This won't be the one to save us from escalating NAND prices; we'll have to look to other, more market and supply-and-demand based factors instead.
Return to Keyword Browsing
May 16th, 2024 06:00 EDT change timezone

New Forum Posts

Popular Reviews

Controversial News Posts