News Posts matching #OCP APAC 2025

Return to Keyword Browsing

AMD Prepares EPYC "Venice" Platform to Break the 1,000 W Power Barrier

The kilowatt era of CPUs is upon us, as AMD is preparing specialized cooling for its next-generation SP7 socket powering EPYC "Venice". During the OCP APAC 2025 Summit in early August, Microloops held a presentation dedicated entirely to system-level cooling using custom high-performance cold plates, cooling distribution units, and much more. However, an interesting tidbit is the mention of AMD and its plan to likely cool CPUs with TDPs ranging from 700 to 1400 W. This marks AMD's first step into a kilowatt-level chip design, requiring kilowatt-level cooling. AMD is preparing to roll out its Zen 6 microarchitecture in 2026, with a server-focused flagship called EPYC "Venice." The new platform is expected to significantly increase core counts, utilizing full-sized Zen 6 cores and an updated I/O subsystem to target much stronger multithreaded throughput. AMD is reportedly configuring Venice to support as many as 256 CPU cores in a single package, a big leap intended to sharpen its position in dense compute environments.

Under the hood, Zen 6 CCDs are planned for TSMC's 2 nm N2 node, while the server I/O die will bring next-generation connectivity with PCIe Gen 6, doubling raw device bandwidth for GPUs, NVMe storage, and high-speed NICs. AMD has also pointed to memory bandwidth claims of up to roughly 1.6 TB/s, which could be achieved through faster DRAM clocks, expanding the memory controller to a 16-channel DDR5 layout from the current 12 channels, or supporting multichannel DIMM formats such as MR-DIMM and MCR-DIMM. Taken together, AMD says Venice will deliver approximately a 70% improvement in multithreaded performance compared to the current EPYC "Turin" family. However, all of that is shaping up to come with a significant power cost, as AMD gears up to cool these chips through customized solutions.

ADATA Trusta Highlights SSD Power Efficiency for AI Servers at OCP APAC 2025

TRUSTA, the enterprise storage brand of memory leader ADATA, announced its first-ever participation in the Open Compute Project APAC Summit, the annual technical conference for the open compute industry in Asia-Pacific region, debuts in Taiwan this year, gathering industry leaders to focus on innovations in data centers and AI infrastructure. In collaboration with FADU, a leading enterprise SSD controller brand, TRUSTA is showcasing their latest technological achievements, presenting a key solution for the sustainable development of data centers in the AI era.

TRUSTA Emphasizes SSD Power Efficiency Amid AI Boom and Corporate Sustainability Challenges
With the explosion of AI applications, data centers are facing unprecedented storage pressure. Since 2012, the computing power required for large language models has grown 4.7 times annually. Industry forecasts indicate that by 2030, the data volume for AI inference will surpass that of training data by 3.8 times, with energy consumption demand reaching 1.65 times that of 2023. At the same time, generative AI is accelerating the widespread adoption of synthetic data to surpass real-world data. The resulting data explosion—combined with the 24/7 operation of modern data centers—is intensifying the conflict between technological innovation, energy demand, and carbon emissions.
Return to Keyword Browsing
Nov 11th, 2026 18:20 CST change timezone

New Forum Posts

Popular Reviews

TPU on YouTube

Controversial News Posts