Thursday, September 23rd 2021

European Processor Initiative EPAC 1.0 RISC-V Test Chip Samples Delivered

The European Processor Initiative (EPI) https://www.european-processor-initiative.eu/, a project with 28 partners from 10 European countries, with the goal of making EU achieve independence in HPC chip technologies and HPC infrastructure, is proud to announce that EPAC 1.0 RISC-V Test Chip samples were delivered to EPI and initial tests of their operation were successful.

One key segment of EPI activities is to develop and demonstrate fully European-grown processor IPs based on the RISC-V Instruction Set Architecture, providing power-efficient and high-throughput accelerator cores named EPAC (European Processor Accelerators).
EPAC combines several accelerator technologies specialized for different application areas. The test chip, shown in the figure below, contains four vector processing micro-tiles (VPU) composed of an Avispado RISC-V core designed by SemiDynamics and a vector processing unit designed by Barcelona Supercomputing Center and the University of Zagreb. Each tile also contains a Home Node and L2 cache, designed respectively by Chalmers and FORTH, that provide a coherent view of the memory subsystem. The chip also includes two additional accelerators: the Stencil and Tensor accelerator (STX) designed by Fraunhofer IIS, ITWM and ETH Zürich, and the variable precision processor (VRP) by CEA LIST. All accelerators on the chip are connected with a very high-speed network on chip and SERDES technology from EXTOLL.

The 143 packaged EPAC test chip samples were fabricated in GLOBALFOUNDRIES 22FDX low-power technology, have an area of 26.97 mm², 14 million placeable instances (93M Gate Equivalent) including 991 memory instances, are packaged in FCBGA with 22×22 balls and have a target frequency of 1GHz.

Initial bring-up was successful and EPAC executed its first bare metal program sending the traditional "Hello World!" greetings in different languages to EPI consortia and the world!
The outlook
EPI will continue to develop, optimize and validate different IP blocks and demonstrate features and performance of those thus creating an EU HPC IP ecosystem and make it available to the processor and accelerator industry and academia to create globally competitive production class building blocks for the next generation HPC systems
Add your own comment

8 Comments on European Processor Initiative EPAC 1.0 RISC-V Test Chip Samples Delivered

#2
Bomby569
Great, the EU can't be dependent on the crazy nuts in China and the US.
Posted on Reply
#3
MyTechAddiction
A lot of big names but can they beat the best of Intel and AMD?
Posted on Reply
#4
Bomby569
MyTechAddictionA lot of big names but can they beat the best of Intel and AMD?
i think that's is not the intention for now
Posted on Reply
#5
phanbuey
MyTechAddictionA lot of big names but can they beat the best of Intel and AMD?
Can the European economy continue to somewhat function in the case of no semiconductors from US and China is what they are going for i think.
Posted on Reply
#6
Bomby569
phanbueyCan the European economy continue to somewhat function in the case of no semiconductors from US and China is what they are going for i think.
Most semiconductors come from Taiwan not China or the US
Posted on Reply
#7
R-T-B
Bomby569Most semiconductors come from Taiwan not China or the US
Same point.
Posted on Reply
#8
demirael
Ferrum MasterSure...

They had to make the pun about 42.
Reference. A pun is a play on words.
Posted on Reply