Monday, October 17th 2022

AMD Rolls Out GCC Enablement for "Zen 4" Processors with Zenver4 Target, Enables AVX-512 Instructions

AMD earlier this week released basic enablement for the GNU Compiler Collections (GCC), which extend "Zen 4" microarchitecture awareness. The "basic enablement patch" for the new Zenver4 target is essentially similar to Zenver3, but with added support for the new AVX-512 instructions, namely AVX512F, AVX512DQ, AVX512IFMA, AVX512CD, AVX512BW, AVX512VL, AVX512BF16, AVX512VBMI, AVX512VBMI2, GFNI, AVX512VNNI, AVX512BITALG, and AVX512VPOPCNTDQ. Besides AVX-512, "Zen 4" is largely identical to its predecessor, architecturally, and so the enablement is rather basic. This should come just in time for software vendors to prepare for next-generation EPYC "Genoa" server processors, or even small/medium businesses building servers with Ryzen 7000-series processors.
Source: Phoronix
Add your own comment

6 Comments on AMD Rolls Out GCC Enablement for "Zen 4" Processors with Zenver4 Target, Enables AVX-512 Instructions

#1
DrCR
“Comments
There are no comments yet.”

Hopefully not true for their source code.
Posted on Reply
#2
ncrs
At the same time Intel has added support for Raptor Lake and Meteor Lake, with the latter confirming the continued lack of AVX-512.
Posted on Reply
#4
InVasMani
ncrsAt the same time Intel has added support for Raptor Lake and Meteor Lake, with the latter confirming the continued lack of AVX-512.
It's fine Intel fans will tell you why it's great somehow and herald Intel when it introduces AVX-640 as all you need deca-pumping the data in 64-bits across 10P cores at 500w R&D paid for entirely by tax payers stringy $20 billion dollar handout that simply wasn't enough to keep it's marketing team employed thanks to those cheapskate murica tax payer peons not giving them the $40 trillion they originally requested.
Posted on Reply
#6
efikkan
I'm actually surprised this patch wasn't done prior to the launch of Zen 4. Typically similar compilation targets arrive 6+ months ahead of Intel releases, so developers have the option in time for the release.
DrCRHopefully not true for their source code.
Which source code? The enabling of a few flags in GCC? (That shouldn't need any commenting)
JAKraSo many AVX512 instructions. :)
en.wikipedia.org/wiki/AVX-512
Many?
You're not used to assembly are you? It's very common to have many variants of each class of instructions, like one for each relevant data type and bit width, signedness, logical negation, types of comparison etc.
Just in the original 8086 assembly there were 32 jump instructions (+ 3 return instructions).

-----

Considering how impressive the gains from AVX-512 were for Zen 4, the gains will soon be even larger as the GNU C library adds more AVX-512 optimizations for common core features used in numerous applications.
Posted on Reply
Apr 25th, 2024 06:54 EDT change timezone

New Forum Posts

Popular Reviews

Controversial News Posts