Thursday, October 26th 2017

AMD "Raven Ridge" Silicon Detailed

The "Zen" CPU micro-architecture seems to be turning AMD's fortunes as it reported its first black quarter in years. The 14 nm "Zeppelin" or "Summit Ridge" die is at the heart of this change. This 8-core CPU die is implemented on everything from performance mobile packages, to single-die mainstream-desktop socket AM4 under the Ryzen 3, Ryzen 5, and Ryzen 7-series, 2-die high-end desktop (HEDT) multi-chip modules under Ryzen Threadripper, and the 4-die enterprise multi-chip modules under the EPYC brand. The next logical step for AMD with its new "Zen" CPU IP was to fuse it with the "Vega" graphics architecture, and give its APU lineup a much needed overhaul. At the heart of this move is the new 14 nm "Raven Ridge" silicon.

While "Summit Ridge" is the combination of two "Zen" CCX (quad-core CPU complex) units making up an 8-core CPU die that lacks integrated graphics, the "Raven Ridge" silicon combines one "Zen" CCX with an integrated graphics core based on the "Vega" architecture. AMD's new Infinity Fabric interconnect ferries data between the CCX and the iGPU, and not an internal PCIe link. The CCX houses four "Zen" CPU cores with 64 KB of L1I cache, 32 KB of L1D cache, 512 KB of dedicated L2 cache, and 4 MB of L3 cache shared between the four cores.
The integrated graphics core is a different beast. It features similar (albeit scaled-down) front-end and back-ends from the "Vega 10" silicon, a similar video engine, and an SIMD area with 10 "Vega" next-gen compute units (NGCUs). This works out to a stream processor count of 640. Other key specifications include 40 TMUs, and 16 ROPs.

The video engine is now extremely capable, supporting hardware-accelerated decoding of CODECs such as VP9 10-bpc and HEVC 10-bpc at frame-rates of up to 240 for 1080p, and 60 for 4K UHD. It can also encode H.265 8-bpc at frame-rates of up to 120 at 1080p, and 30 at 4K UHD. You finally get to use the display connectors on your socket AM4 motherboards, as the iGPU supports DisplayPort 1.4 and HDMI 2.0b, with resolutions of up to 3840 x 2160 @ 60 Hz with HDR, 1440p @ 144 Hz, and 1080p @ 240 Hz.
The Infinity Fabric interconnect forms the backbone of this silicon, as it connects all key components with each other, including the "Zen" CCX, the "Vega" iGPU, the display engine, the multimedia engine, the integrated northbridge, as well as the integrated southbridge (since like "Summit Ridge," "Raven Ridge" is an SoC).

The integrated northbridge features a dual-channel DDR4 integrated memory controller supporting up to 64 GB of memory at clock speeds of up to DDR4-3200; and a PCI-Express gen 3.0 root complex with a 28-lane budget. This means that besides the x4 A-Link chipset bus, the M.2 PCIe slots on typical machines will be wired to the APU. The integrated southbridge puts out two SATA 6 Gbps ports, and four USB 3.0 ports.

AMD seems so have increased the amount of power-gating on its silicon. Disabled or idling components triggered by lower power-states, are now power-gated (their power-supply cut off), and not clock-gated (their clock cadence cut-off). The chip is peppered with multiple LDO (low-dropout regulator) regions for the CCX, iGPU, and uncore regions, with a common VDD package rail for both the off-chip (on motherboard) and on-chip voltage controllers.
Each component has a PG (power-gatable) region and an AON (always-on) region. The AON region is to make sure the component doesn't disappear from the address table while the system is running. The total max current requirements as a result of such as design change, have been reduced by as much as 36 percent.

The full AMD press deck with more technical info can be found at the end of this news post.
Add your own comment

21 Comments on AMD "Raven Ridge" Silicon Detailed

#1
_JP_
YES!
ThinkPad A475 here I go! :D
Posted on Reply
#3
RejZoR
I wonder if AMD is planning the yet unannounced Pubic Ridge to counter Intel's latest Tampon Lake... Yeah yeah, I know it's almost an internal joke between few users here, but I just couldn't resist... XD
Posted on Reply
#4
Evildead666
The integrated northbridge features a dual-channel DDR4 integrated memory controller supporting up to 64 GB of memory at clock speeds of up to DDR4-3200; and a PCI-Express gen 3.0 root complex with a 28-lane budget. This means that besides the x4 A-Link chipset bus, the M.2 PCIe slots on typical machines will be wired to the APU. The integrated southbridge puts out two SATA 6 Gbps ports, and four USB 3.0 ports.
Was this info on one of the slides ? i seem to have missed which one....
Posted on Reply
#5
zlobby
RejZoR said:
I wonder if AMD is planning the yet unannounced Pubic Ridge to counter Intel's latest Tampon Lake... Yeah yeah, I know it's almost an internal joke between few users here, but I just couldn't resist... XD
Top kek!:laugh:
Posted on Reply
#6
R0H1T
RejZoR said:
I wonder if AMD is planning the yet unannounced Pubic Ridge to counter Intel's latest Tampon Lake... Yeah yeah, I know it's almost an internal joke between few users here, but I just couldn't resist... XD
You sure you weren't talking to yourself :confused:
Posted on Reply
#7
jabbadap
_JP_ said:
YES!
ThinkPad A475 here I go! :D
Hopefully that it's not with the same non-sense single channel memory as their upcoming raven ridge ideapad.
Posted on Reply
#8
R0H1T
jabbadap said:
Hopefully that it's not with the same non-sense single channel memory as their upcoming raven ridge ideapad.
So long as they leave a memory slot open, for further expansion I'd say it's alright. That's because I've seen soldered (8GB) RAM in DC config, that is a total waste of course since DDR3 & DDR4 laptops easily support 16GB or above.
Posted on Reply
#9
RejZoR
R0H1T said:
You sure you weren't talking to yourself :confused:
Nope, it's like 3 users :P
Posted on Reply
#10
theoneandonlymrk
RejZoR said:
Nope, it's like 3 users :p
So 3 get ya, just know the rest of the world thought , what the actual @#&?.

Ot

I don't really need one but do want one , just to bench for a few days obviously.
Posted on Reply
#11
RejZoR
theoneandonlymrk said:
So 3 get ya, just know the rest of the world thought , what the actual @#&?.
It's because Intel's retail CPU boxes PR images for Coffee Lake looked like packages for tampons. So I jokingly said it's Tampon Lake, a bleeding edge CPU design. The joke kinda carries on...
Posted on Reply
#12
Frick
Fishfaced Nincompoop
I look forward to the desktop versions. 95W worth of 4C/8T's and Vega GPU power should be interesting.
Posted on Reply
#13
eidairaman1
The Exiled Airman
Sounds Exciting for a Zen APU
Posted on Reply
#14
xorbe
> You finally get to use the display connectors on your socket AM4 motherboards

Didn't A12-9800 and family do that already.
Posted on Reply
#15
ironwolf
xorbe said:
> You finally get to use the display connectors on your socket AM4 motherboards

Didn't A12-9800 and family do that already.
Bristol Ridge yup.
Posted on Reply
#16
JMccovery
Is this correct?
and a PCI-Express gen 3.0 root complex with a 28-lane budget
If it's actually 28, are 4 lanes routed somewhere else? Will newer boards support 2 CPU-connected M.2 slots/an additional on-board x4 PCIE connection?

It seems a bit odd that Raven Ridge has more 'active' PCIE lanes in its root complex than Summit Ridge does.
Posted on Reply
#17
Imsochobo
JMccovery said:
Is this correct?



If it's actually 28, are 4 lanes routed somewhere else? Will newer boards support 2 CPU-connected M.2 slots/an additional on-board x4 PCIE connection?

It seems a bit odd that Raven Ridge has more 'active' PCIE lanes in its root complex than Summit Ridge does.
Yes and No.
You can pass on 4x from chipset like intel's DMI which is aaalmost PCI-E 3x but plug in an usb and you start killing NVME performance.
Amd have a dedicated NVME and another could be used through the chipset IE a 1500 mb/sec disk while having a 960 drive in the main M2 without issues.

none of the vendors deliver this but I feel AMD have the upper hand on this specific situation if by a small margin as other parts of the chipset is in some aspects lacking but overall it's designed well by AMD.
Posted on Reply
#18
eidairaman1
The Exiled Airman
Imsochobo said:
Yes and No.
You can pass on 4x from chipset like intel's DMI which is aaalmost PCI-E 3x but plug in an usb and you start killing NVME performance.
Amd have a dedicated NVME and another could be used through the chipset IE a 1500 mb/sec disk while having a 960 drive in the main M2 without issues.

none of the vendors deliver this but I feel AMD have the upper hand on this specific situation if by a small margin as other parts of the chipset is in some aspects lacking but overall it's designed well by AMD.
Considering it is ASmedia building the glue logic
Posted on Reply
#19
JMccovery
Imsochobo said:
Yes and No.
You can pass on 4x from chipset like intel's DMI which is aaalmost PCI-E 3x but plug in an usb and you start killing NVME performance.
Amd have a dedicated NVME and another could be used through the chipset IE a 1500 mb/sec disk while having a 960 drive in the main M2 without issues.

none of the vendors deliver this but I feel AMD have the upper hand on this specific situation if by a small margin as other parts of the chipset is in some aspects lacking but overall it's designed well by AMD.
Summit Ridge has a 32-lane PCIE root complex with 24 lanes enabled (x16 + x4 for NVME + x4 FCH link), if Raven Ridge has 28 lanes enabled (16+4+4+4), where are the extra 4 lanes routed to, and will those 4 extra lanes work on the desktop version.

That's what I'm asking.
Posted on Reply
#20
Jizzler
Cool, will upgrade my A8-5500 when they're available
Posted on Reply
#21
msroadkill612
"The integrated northbridge features a dual-channel DDR4 integrated memory controller supporting up to 64 GB of memory at clock speeds of up to DDR4-3200; and a PCI-Express gen 3.0 root complex with a 28-lane budget. This means that besides the x4 A-Link chipset bus, the M.2 PCIe slots on typical machines will be wired to the APU. The integrated southbridge puts out two SATA 6 Gbps ports, and four USB 3.0 ports.Was this info on one of the slides ? i seem to have missed which one...."


me too - esp re lanes. I hadread someplace that each zen core yields 4 lanes, so 28 lanes is good if true.

the next puzzle is how many lanes are used by the igp?

considering both cpu & gpu are fabric resident and capable, they have the option of using fewer lanes using the faster fabric protocol.

considering the usual 16 lanes for a gpu are freed up by the igp in the RR apu, RR should have stacks of lanes for nvme etc.
Posted on Reply
Add your own comment